1 Test Program for the First Pilot Module Christian Koffmane, Felix Müller, Eduard Prinker, Jakob Haidl.

Slides:



Advertisements
Similar presentations
Mark Neil - Microprocessor Course 1 Digital to Analog Converters.
Advertisements

Readout of TPC with modified ALICE electronics details of current version and pending items ALICE overview New software based on homemade partly existing.
Jianchun Wang Syracuse University 10/16/99 CLEO Meeting Outline DAQ problems solved Recent results Status of DAQ Work to be done.
Development of Readout ASIC for FPCCD Vertex Detector 01 October 2009 Kennosuke.Itagaki Tohoku University.
ISUAL Long Functional Test H. Heetderks. TRR December, 20012NCKU UCB Tohoku ISUAL Long Functional Test Heetderks Basic DPU Function Verify Power on Reset.
Technical Training. 1 Configuration: 2558 Analog Input Module 1. Select voltage or current input mode for each channel 3. Select digital filtering, offset.
AHCAL – DIF Interface EUDET annual meeting – Paris Oct M. Reinecke.
CEA DSM Irfu 20 th october 2008 EuDet Annual Meeting Marie GELIN on behalf of IRFU – Saclay and IPHC - Strasbourg Zero Suppressed Digital Chip sensor for.
ERC - Elementary Readout Cell Miguel Ferreira 18 th April 2012
Calibration of the gain and measurement of the noise for the apv25 electronics K. Gnanvo, N. Liyanage, C.Gu, K. Saenboonruang From INFN Italy: E. Cisbani,
Sensor testing and validation plans for Phase-1 and Ultimate IPHC_HFT 06/15/ LG1.
Anatoli Romaniouk TRT Test manual Some important information p. 2-3Some important information p. 2-3 Noise studies p.4-7Noise studies p.4-7 Operation with.
LC Power Distribution & Pulsing Workshop, May 2011 Super-ALTRO Demonstrator Test Results LC Power Distribution & Pulsing Workshop, May nd November.
JRA-1 Meeting, Jan 25th 2007 A. Cotta Ramusino, INFN Ferrara 1 EUDRB: A VME-64x based DAQ card for MAPS sensors. STATUS REPORT.
ILD/ECAL MEETING 2014, 東京大学, JAPAN
SuperKEKB 3nd open meeting July 7-9, 2009 Hans-Günther Moser MPI für Physik Sensor and ASIC R&D Sensor Prototype Production: running, ASICs: Switcher,
Status of MAPMT FEE Electronics Boards Connector board – have 5 boards, 1 assembled Readout board (“MUX” board) – layout completed 12/2, but unfortunately.
Mark Neil - Microprocessor Course 1 Digital to Analog Converters.
1 Updates of EMCM Testing Jakob Haidl, Christian Koffmane, Felix Müller, Martin Ritter, Manfred Valentan o Hardware DHE (v3.2) Setups o Software o Measurements.
1 EMCM Measurements Florian Lütticke, Martin Ritter, Felix Müller.
1 Tests of EMCM Felix Müller on behalf of the MPP / HLL TestCrew (H.-G. Moser, C. Koffmane, M. Valentan) Belle II PXD – ASIC Review October , 2014.
1 Updates of EMCM Testing J. Haidl, C. Koffmane, F. Müller, M. Valentan 8th Belle II VXD Workshop September University of Trieste.
1 Test Beam with Hybrid 6 Florian Lütticke for the Testbeam Crew Bonn University 7th Belle II VXD Workshop and 18th International Workshop on DEPFET Detectors.
Belle II VXD Workshop, Wetzlar ASICs - Overview.
PXD ASIC review, October 2014 ASIC Review 1 H-.G. Moser, 18 th B2GM, June 2014 Date and Location MPP, October 27, 10:00 – October 28, 16:00, Room 313 Reviewers:
Laser Measurements (as comparison to test beam data) Florian Lütticke University of Bonn 9 th VXD Belle 2 Workshop Valencia,
Overvoltage Protection Module June 2013 Ringberg Castle Bartlomiej Kisielewski, Piotr Kapusta1 - Overview - Functionality - LT Surge Stopper.
H. Krüger, , DEPFET Workshop, Heidelberg1 System and DHP Development Module overview Data rates DHP function blocks Module layout Ideas & open questions.
Test beam preparations Florian Lütticke, Mikhail Lemarenko, Carlos Marinas University of Bonn (Prof. Norbert Wermes) DEPFET workshop Ringberg (June 12-15,
1 Characterization of Pilot Run Modules for the Belle II Pixel Detector Felix Müller Max-Planck-Institut für Physik IMPRS Young Scientist Workshop Ringberg.
E.Gushchin,S.Filippov(INR,Moscow) 16 April 2008Calo commissioning meeting CERN PS/SPD LED monitoring system status General status LED signal is used for.
Power Supply for DEPFET in SuperBelle Pablo Vazquez IGFAE-USC Henryk Palka INP-KRA.
H.-G. Moser Max-Planck-Institut für Physik PXD EVO 21/10/ Barcelona Summary Thanks to our hosts for UB for a great meeting!
H.-G. Moser, 6 th PXD/SVD workshop, Pisa, Oct PXD Summary 1 DEPFET Sensors production yield inter-metal insulation EMCM electronic tests ASICs Schedule.
Data Handling Processor v0.1 Preliminary Test Results - August 2010 Tomasz Hemperek.
Preparations on DEPFET gate-mode Operation with Hybrid 4.1.x 17. April Christian Koffmane 1,2 for HLL team 1 Max-Planck-Institut für Physik, München.
13 th International Workshop on DEPFET Detectors and Applications, Ringberg, June 2013, Ivan Peric 1 New DCD Chips Ivan Perić.
1 Test of Electrical Multi-Chip Module for Belle II Pixel Detector DPG-Frühjahrstagung der Teilchenphysik, Wuppertal 2015, T43.1 Belle II Experiment DEPFET.
Ysterious apping ess Florian Lütticke On behalf of the test beam crew 20th International Workshop on DEPFET Detectors and.
Tomasz Hemperek, STATUS OF DHPT 1.0 PXD/SVD Workshop 5 th February 2013.
1 First large DEPFET pixel modules for the Belle II Pixel Detector Felix Müller Max-Planck-Institut für Physik DPG-Frühjahrstagung der Teilchenphysik,
1 Run on 25. October. 2 Full-size DCD Price: at least 32 k€ Return: April 201  Less test possibilities Full-size chip Wire-bondable DCD Price: 6.75 k€
ASICs1 Drain Current Digitizer Chip (DCD) Status and Future Plans.
1 DCD Gain and Pedestal Spread
Configuration and local monitoring
Rainer Stamen, Norman Gee
Status of DHP prototypes
Ivan Perić University of Heidelberg Germany
Digital-to-Analog Analog-to-Digital
Latest results of EMCM tests / measurements
21st International Workshop on DEPFET Detectors and Applications
Data Handling Processor v0.1 First Test Results
Florian Lütticke, Carlos Marinas, Norbert Wermes
Analog Readout Chips – the Status
Gated Mode - System Aspects
Gated Mode - System Aspects
Readout electronics for aMini-matrix DEPFET detectors
96-channel, 10-bit, 20 MSPS ADC board with Gb Ethernet optical output
PXD Summary Tests PXD9 Pilot Production ASICs Components Plans:
The Belle II Vertex Pixel Detector (PXD)
DCD waveform measurements DHE DAC & DCD ADC gain
Muon Recording Studies and Progress for the MICE Tracker
02 / 02 / HGCAL - Calice Workshop
Parity Quality Beam (PQB)
BESIII EMC electronics
The CMS Tracking Readout and Front End Driver Testing
TPC Electronics Meeting, 13/01/05 Carmen González Gutiérrez
Module Testing at HLL – W08_OB1
724 Temperature Calibrator
The Ohio State University USCMS EMU Meeting, FNAL, Oct. 29, 2004
Presentation transcript:

1 Test Program for the First Pilot Module Christian Koffmane, Felix Müller, Eduard Prinker, Jakob Haidl

2 First power up of Pilot Run #Taskautomatic/manual 1Power up ASICsautomatic 2sanity check: voltages and currentsmanual/automatic 3configure JTAG, set termination resistors in Switcher 6 TO DO: readout of temperatureautomatic 4sanity check: voltages and currents; DHPT temperaturemanual 5Power Down, Add BoundaryScan Board, Repeat steps 1-4 6check boundary scan (incl. DHPT-DCD links)automatic 7Power Down, Disconnect BoundaryScan Board, Repeat steps 1-4 8scan DHPT link parameters (amplitude, boost, delay)automatic 9Set optimal aurora parameters into inifile 10 PowerCycle of System (ASICs, DHE, EPICS of DHH) - Repeat steps 1,4 11digital test pattern, delay scanautomatic 12program SWB sequence (192 channels) - switch DHPT output still onautomatic 13increase DCDPP current limitautomatic 14enable DCDPP analog part: analog CMC off, no pedestal correctionautomatic 15sanity check: voltages and currentsmanual/automatic 16check test pattern again 17Manual Delay tuning (raw data read-out => minimize noise) 18power up DEPFET voltageslist of voltages - Rainerautomatic

3 #Task automatic/man ual 19sanity check: voltages and currents;manual 20raw data read-out, 1 single DHPPixel mapping, DCD channel maskingautomatic 21check: pedestal distribution, noiseautomatic 22check: response on light (laser)manual 23set Gate_On to Gate_Off 24sampling point scanTO DO: check sequence - verify with EMCMautomatic 25optimization of DEPFET voltages,automatic 26store pedestal values for 2-bit DAC offset correctionautomatic 27upload pedestals for zero suppressed readoutmemory mapping (timing)automatic 28trigger zero suppressed frames (no data should arrive) 29Laser spot (move laser accros the matrix) 30Source measurement 31 32power down DEPFET voltagesPOWER DOWNautomatic 33disable DHPT to SWB control signalsautomatic 34disable DCDPP analog partautomatic 35decrease current limitsautomatic 36power down ASIC voltagsautomatic