PROPRIETARY INFORMATION © Tesat-Spacecom GmbH & Co. KG reserves all rights including industrial property rights, and all rights of disposal such as copying.

Slides:



Advertisements
Similar presentations
FPGA (Field Programmable Gate Array)
Advertisements

Hydrological information systems Svein Taksdal Head of section, Section for Hydroinformatics Hydrology department Norwegian Water Resources and Energy.
Overview Why VLSI? Moore’s Law. The VLSI design process.
ST/SEU-CO | | © Robert Bosch GmbH reserves all rights even in the event of industrial property rights. We reserve all rights of disposal such as copying.
SAAB SPACE 1 The M2 ASIC A mixed analogue/digital ASIC for acquisition and control in data handling systems Olle Martinsson AMICSA, October 2-3, 2006.
Analog-to-Digital Converter (ADC) And
Waiving Known DRC Violations from Layout IP
© IMEC 2010 MIXED SIGNAL RADIATION TOLERANT DESIGN WITH DARE KNUT ASIC.
© 2005, it - instituto de telecomunicações. Todos os direitos reservados. Automatic Analog Integrated Circuits Layout Generator 9 th Annual “HUMIES” Awards.
Current-Mode Multi-Channel Integrating ADC Electrical Engineering and Computer Science Advisor: Dr. Benjamin J. Blalock Neena Nambiar 16 st April 2009.
1 Chapter 13 Cores and Intellectual Property. 2 Overview FPGA intellectual property (IP) can be defined as a reusable design block (Hard, Firm or soft)
Threshold Voltage Assignment to Supply Voltage Islands in Core- based System-on-a-Chip Designs Project Proposal: Gall Gotfried Steven Beigelmacher 02/09/05.
Status of 65nm foundry access for Aida June 2013 A. Marchioro CERN/PH-ESE.
Introduction to BIM BIM Curriculum 01.
ESD for the Fabless Semiconductor Company Golden Rules of ESD Due Diligence for Third Party Intellectual Property Golden Rules of ESD Due Diligence for.
Chap. 1 Overview of Digital Design with Verilog. 2 Overview of Digital Design with Verilog HDL Evolution of computer aided digital circuit design Emergence.
Open Discussion of Design Flow Today’s task: Design an ASIC that will drive a TV cell phone Exercise objective: Importance of codesign.
ASIC/FPGA design flow. FPGA Design Flow Detailed (RTL) Design Detailed (RTL) Design Ideas (Specifications) Design Ideas (Specifications) Device Programming.
1 5. Application Examples 5.1. Programmable compensation for analog circuits (Optimal tuning) 5.2. Programmable delays in high-speed digital circuits (Clock.
IEEE ICECS 2010 SysPy: Using Python for processor-centric SoC design Evangelos Logaras Elias S. Manolakos {evlog, Department of Informatics.
Chonnam national university VLSI Lab 8.4 Block Integration for Hard Macros The process of integrating the subblocks into the macro.
The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – 30 Lab 3: Layout.
Field Programmable Gate Arrays (FPGAs) An Enabling Technology.
First time common synthesis and simulation of ECL and CMOS parts at a BiCMOS chip based on the IHP SGB25V Library Frank Winkler, Humboldt University of.
ASIC R&D at Fermilab R. Yarema October 30, Long Range Planning Committee2 ASICs are Critical to Most Detector Systems SVX4 – CDF & DO VLPC readout.
Testability of Analogue Macrocells Embedded in System-on-Chip Workshop on the Testing of High Resolution Mixed Signal Interfaces Held in conjunction with.
CHES Viktor Fischer Université Jean Monnet, Saint-Etienne, France Miloš Drutarovský Technical University of Košice,
Advanced Semiconductor Technologies for SLHC A. Marchioro / PH-ESE.
DEVICES AND DESIGN : ASIC. DEFINITION Any IC other than a general purpose IC which contains the functionality of thousands of gates is usually called.
Computer Systems Architecture Copyright © Genetic Computer School 2008 SA 2- 0 Lesson 2 The Digital Logic Level.
Update on the Design Implementation Methodology for the 130nm process Microelecronics User Group meeting TWEPP 2010 – Aachen Sandro Bonacini CERN PH/ESE.
EE 5900 Advanced Algorithms for Robust VLSI CAD, Spring 2009 Combinational Circuits.
ESA Workshop: on a harmonized mixed-signal flow Gilles Foucard EN/STI/ECE.
The Theoretical Design
Trends in IC technology and design J. Christiansen CERN - EP/MIC
ITRS 2000 Update Work In Progress - Do Not Publish! 1 ITRS/ Design TWG Update 2000 System on Chip, Design Productivity, Low Power, Deep Submicron Design.
Static Timing Analysis
Low Power, High-Throughput AD Converters
Group: CCM Project 2.5. EMERSON Emerson is a diversified global manufacturing company.  Provides innovative solutions to customers in the following areas:
PIONEERING WITH PASSION ©Tesat-Spacecom GmbH & Co.KG PIONEERING WITH PASSION PROPRIETARY INFORMATION ©Tesat-Spacecom GmbH & Co.KG reserves all rights.
Design Methodology EMT 251 Chapter 8: page 425.
EE3A1 Computer Hardware and Digital Design Lecture 1 The Role of Hardware Description Languages.
MUX-2010 DISCUSSION : W HAT DO WE NEED NEXT IN HEP.
ERP implementation plan for S&S Focus on Stage II.
Bharath Kumar Poluri, Atul Ramakant Lele, Aswani Kumar Golla, Lakshmanan Balasubramanian Texas Instruments (India) Pvt. Ltd. 1 Fully automated interface.
ESA Cosmic Vision MF ASICs and IPs Development June 12-16, 2016 AMICSA & DSP DAY 2016.
Introduction to ASICs ASIC - Application Specific Integrated Circuit
SEPHY: An Ethernet Physical Layer Transceiver for Space June 12-16, 2016 AMICSA & DSP DAY
Temperature sensors Temperature is the most often-measured environmental quantity. This might be expected since most physical, electronic, chemical, mechanical,
Andreas Hoffmann Andreas Ropers Tim Kogel Stefan Pees Prof
Voice Over IP By: Jon Peterson.
Design of the 64-channel ASIC: status
Upgrade of the ATLAS MDT Front-End Electronics
LFoundry: an open foundry model enabling
11/14/2018 Changing Paradigms - Fast-Turn RF and Mixed-Signal IP IEEE Annual EDP-2001 Workshop session on Analog/MS Design Flows James Spoto Enablix.
EMC problems of DSOI device and circuits
Chapter 10: IC Technology
VHDL Introduction.
Chapter 10: IC Technology
HIGH LEVEL SYNTHESIS.
AMICSA, June 2018 Leuven, Belgium
Combinational Circuits
DARE180U Platform Improvements in Release 5.6
The complete tool to manage your Assets and Software Licenses
Combinational Circuits
Chapter 10: IC Technology
METHODS FOR ANALYZING AND SUPPORTING A SUSTAINABLE PRODUCTION SYSTEM
ATMX150RHA Circuit Design Platform
Presentation transcript:

PROPRIETARY INFORMATION © Tesat-Spacecom GmbH & Co. KG reserves all rights including industrial property rights, and all rights of disposal such as copying and passing to third parties PROPRIETARY INFORMATION © Tesat-Spacecom GmbH & Co. KG reserves all rights including industrial property rights, and all rights of disposal such as copying and passing to third parties June 2016, AMICSA 2016, Gothenburg Rad Hard Mixed-Signal Design Dr. Sebastian Millner Using a Standard Commercial Process for Full Custom Andreas Zoller Volker Lück

PROPRIETARY INFORMATION © Tesat-Spacecom GmbH & Co. KG reserves all rights including industrial property rights, and all rights of disposal such as copying and passing to third parties Overview »Motivation for and special requirements for AMS-ASIC-Design at Tesat »Choices and Decisions »Process Selection »Design Flow »Hardening Approach »Example »Acknowledgements

PROPRIETARY INFORMATION © Tesat-Spacecom GmbH & Co. KG reserves all rights including industrial property rights, and all rights of disposal such as copying and passing to third parties Motivation and Requirements »Tesat is „just an equipment supplier“ »Improvement of equipment needs higher integration of functionality »Effort to be concentated to main competence »ASIC design concentrated on own applications

PROPRIETARY INFORMATION © Tesat-Spacecom GmbH & Co. KG reserves all rights including industrial property rights, and all rights of disposal such as copying and passing to third parties History »Pure digital ASIC/FPGA design using space qualified processes »AT4, Atmel 0.5 µ CMOS 5V digital »First mixed signal designs using analog IPs and radiation hardened digital library (DARE), qualified »Knut, UMC 180 nm, CMOS, 3.3V, Mixed Signal »First mixed signal test designs using own analog circuits and non-hardened library elements, hardened on design level, tlfa1, Lfoundry 180 nm »Mixed signal ASIC design approach using analog Ips »txfa1, XFab 180 nm »lama, XFab 180 nm 4 - where Tesat comes from

PROPRIETARY INFORMATION © Tesat-Spacecom GmbH & Co. KG reserves all rights including industrial property rights, and all rights of disposal such as copying and passing to third parties Choices and Decisions 5 „Make“ Analog-on-Top „commercial process“ „Buy“ Digital-on-Top „space qualified process“ Hardening by Process / Device / Design ? 0.5µm, 0.35µm, 250nm, … 90nm, 60nm

PROPRIETARY INFORMATION © Tesat-Spacecom GmbH & Co. KG reserves all rights including industrial property rights, and all rights of disposal such as copying and passing to third parties Choices and Decisions 6 - Criteria Cost Time Risk Performance

PROPRIETARY INFORMATION © Tesat-Spacecom GmbH & Co. KG reserves all rights including industrial property rights, and all rights of disposal such as copying and passing to third parties Choices & Decisions 7 Look for Best performance Lowest Effort Best Schedule Highest integration Lowest risk Optimum Compromise!

PROPRIETARY INFORMATION © Tesat-Spacecom GmbH & Co. KG reserves all rights including industrial property rights, and all rights of disposal such as copying and passing to third parties Make or Buy? ProContra Make »Independent »Easy adaption to modified requirements »Own experience grows »Detailed information on implementation »Need for qualified personel and tools »Increased qualification effort »Increased procurement effort Buy »No internal effort in tools and qualified manpower »Experience from supplier can be used »Existing designs might be reused »Access to suppliers technologies »Worse communication than make »Worse reuse than make »Dependency on supplier »No internal details known

PROPRIETARY INFORMATION © Tesat-Spacecom GmbH & Co. KG reserves all rights including industrial property rights, and all rights of disposal such as copying and passing to third parties Process Selection »Select node that most convinient with respect to »TID »SEE »Cost »Voltages »Toolset »Select process that supports MPWs »Select process that supports small quantities »Select process with good foundry support

PROPRIETARY INFORMATION © Tesat-Spacecom GmbH & Co. KG reserves all rights including industrial property rights, and all rights of disposal such as copying and passing to third parties Hardening Approach »On process levelmuch too expensive »On primitive device levelresults in expensive Library development! »On design level / system level„less optimal“ than on device level „waste“ of silicon area and power »Hardening on design level provides solution with minimum investment and easiest transfer to other technologies !

PROPRIETARY INFORMATION © Tesat-Spacecom GmbH & Co. KG reserves all rights including industrial property rights, and all rights of disposal such as copying and passing to third parties Hardening Approach »Digital Section: »Check library primitives by testing for radiation hardness »Select only suitable ones and apply hardening on design level  Tesat implemented full TMR by automated netlist  modification after ordinary Synthesis »Analog Section: »Check primitives by testing for radiation hardness »Select only suitalble ones and take degradation into account »Perform SEE-simulation on sensitive nodes »by SEE-Pulse simulation and optimize circuit parameters 11 2-stage OTA simulation High impedance node Output

PROPRIETARY INFORMATION © Tesat-Spacecom GmbH & Co. KG reserves all rights including industrial property rights, and all rights of disposal such as copying and passing to third parties Analog or digital „on-top“? ProContra Analog on top »well known by analog designers »adapted to designs with rather small digital part and »Easy »High effort and lots of manual work Digital on top »Good tooling support for P&R »Easy backannotation from external pins »Integration of analog blocks not state of the art »Integration of analog models into simulation and synthesis not state of the art »Requires additional effort for integration of analog functions into digital design flow »Worse support by tools and suppliers

PROPRIETARY INFORMATION © Tesat-Spacecom GmbH & Co. KG reserves all rights including industrial property rights, and all rights of disposal such as copying and passing to third parties Analog or digital „on-top“? »Hot topics for „digital-on-top“: »What should top-netlist contain? »How about Power supplies, not usual in digital netlists. »How to pass analog signals through synthesis »How to model analog signals for simulation »How to manage wire width for analog signals during P&R? »How to characterize analog cells efficiently for digital design flow

PROPRIETARY INFORMATION © Tesat-Spacecom GmbH & Co. KG reserves all rights including industrial property rights, and all rights of disposal such as copying and passing to third parties Modelling Decision 14 VHDL-AMS Mixed Mode Simulation Real- Number Modelling New Language New Tools Made for AMS! Slow precise No new tools Accuracy fast Digital tool support Tool Integration

PROPRIETARY INFORMATION © Tesat-Spacecom GmbH & Co. KG reserves all rights including industrial property rights, and all rights of disposal such as copying and passing to third parties Example »Luca, TM/TC device for LCamp application, providing Bias point regulation for RF-chain »Technology: Xfab XH180 »Die Size: 6x6 mm² »Gate Count:500 kGates incl. full-TMR »Clock domains:1x 16 MHz »Analog Functions:DAC, ADC, analog regulation, Power Supply »Supply ranges:-5 V … +8 V »Radiation Hardness issues solved:SEU-hardness improved by provision of TMR-IO-Buffer

PROPRIETARY INFORMATION © Tesat-Spacecom GmbH & Co. KG reserves all rights including industrial property rights, and all rights of disposal such as copying and passing to third parties Actual Decisions »Make, not buy »Commercial, not space qualified »Digital, not analog on top »Real number modelling and mixed-mode simulation, not AMS »Hardening on design and system level »IP reuse, not copy & paste »Accept deficiencies, don‘t try to change things you cannot change

PROPRIETARY INFORMATION © Tesat-Spacecom GmbH & Co. KG reserves all rights including industrial property rights, and all rights of disposal such as copying and passing to third parties What is missing? »Helpful Design rules for analog / mixed-signal Design »ECSS-Q-ST seems not to really cover development of devices using commercial technologies »Standard Toolset used for mixed-Signal Design for Analog-on-Top and/or Digital-on-Top design approach

PROPRIETARY INFORMATION © Tesat-Spacecom GmbH & Co. KG reserves all rights including industrial property rights, and all rights of disposal such as copying and passing to third parties Acknowledgements »I want to thank my coauthors for their contribution to that paper and much more for all the effort they and my whole team take to make mixed signal ASIC designs as shown before real »I want to thank ESA for support during the last mixed signal development in frame of the ARTES 5.2 „New Lcamp Technologies“ project ESTEC contract. no /14/NL/EM) »I want to thank the audience for the attention Any Questions