Loose Ends and x86 2-14-2003. Opening Discussion zWhat did we talk about last class? zHave you seen anything interesting in the news?

Slides:

Advertisements

Similar presentations

Machine Instructions Operations

Advertisements

1 Lecture 3: Instruction Set Architecture ISA types, register usage, memory addressing, endian and alignment, quantitative evaluation.

RISC / CISC Architecture By: Ramtin Raji Kermani Ramtin Raji Kermani Rayan Arasteh Rayan Arasteh An Introduction to Professor: Mr. Khayami Mr. Khayami.

INSTRUCTION SET ARCHITECTURES

1 ECE462/562 ISA and Datapath Review Ali Akoglu. 2 Instruction Set Architecture A very important abstraction –interface between hardware and low-level.

Machine Instructions Operations 1 ITCS 3181 Logic and Computer Systems 2015 B. Wilkinson Slides4-1.ppt Modification date: March 18, 2015.

Some Other Instruction Set Architectures. Overview Alpha SPARC i386.

Pentium 4 and IA-32 ISA ELEC 5200/6200 Computer Architecture and Design, Fall 2006 Lectured by Dr. V. Agrawal Lectured by Dr. V. Agrawal Kyungseok Kim.

CSE378 ISA evolution1 Evolution of ISA’s ISA’s have changed over computer “generations”. A traditional way to look at ISA complexity encompasses: –Number.

COMP3221: Microprocessors and Embedded Systems Lecture 2: Instruction Set Architecture (ISA) Lecturer: Hui Wu Session.

5.2 Mathematical Power, Convenience, and Cost The set of operations represents a tradeoff among the cost of the hardware, the convenience for a programmer,

11/11/05ELEC CISC (Complex Instruction Set Computer) Veeraraghavan Ramamurthy ELEC 6200 Computer Architecture and Design Fall 2005.

X86 Assembly Language Same Assembly Language for 8086,80286,80386,80486,Pentium I II and III Newer Processors add a few instructions but include all instructions.

Chun Chiu. Overview What is RISC? Characteristics of RISC What is CISC? Why using RISC? RISC Vs. CISC RISC Pipelines Advantage of RISC / disadvantage.

Instruction Set Architecture Basics. Our Progress Done with levels 0 and 1 Seen multiple examples of level 2 Ready for ISA general principles.

RISC Architecture RISC vs CISC Sherwin Chan.

Cis303a_chapt04.ppt Chapter 4 Processor Technology and Architecture Internal Components CPU Operation (internal components) Control Unit Move data and.

Do-while and for Loops Opening Discussion zWhat did we talk about last class? zAt the end of last class I asked you to write a loop that would.

Ted Pedersen – CS 3011 – Chapter 10 1 A brief history of computer architectures CISC – complex instruction set computing –Intel x86, VAX –Evolved from.

Differences in ISA Instruction length

Oct. 25, 2000Systems Architecture I1 Systems Architecture I (CS ) Lecture 9: Alternative Instruction Sets * Jeremy R. Johnson Wed. Oct. 25, 2000.

ARM (Advanced RISC Machine; initially Acorn RISC Machine) Load/store architecture 65 instructions (all fixed length – one word each = 32 bits) 16 registers.

©These slides may be freely used, distributed, and incorporated into other works. 1 Addressing Modes For speed… we want fixed-size instructions, and they.

MS108 Computer System I Lecture 3 ISA Prof. Xiaoyao Liang 2015/3/13 1.

1 The Instruction Set Architecture September 27 th, 2007 By: Corbin Johnson CS 146.

RISC / CISC Architecture by Derek Ng. Overview CISC Architecture RISC Architecture  Pipelining RISC vs CISC.

Instruction Set Architectures. Our Progress Done with levels 0 and 1 Seen multiple examples of level 2 Ready for ISA general principles.

ARM (Advanced RISC Machine; initially Acorn RISC Machine) Load/store architecture 65 instructions (all fixed length – one word each = 32 bits) 16 registers.

© 2015 Pearson Education Limited 2015 Quiz in last 15 minutes Midterm 1 is next Sunday Assignment 1 due today at 4pm Assignment 2 will be up today; due.

Assembly Language Basic job of a CPU: execute lots of instructions. Instructions are the primitive operations that the CPU may execute. Different CPUs.

Computer Organization

IA32 Processors Evolutionary Design

A Closer Look at Instruction Set Architectures

ISA's, Compilers, and Assembly

An example of multiplying two numbers A = A * B;

8051 Addressing Modes The way, using which the data source or destination addresses are specified in the instruction mnemonic for moving the data, is.

Basics Of X86 Architecture

CISC (Complex Instruction Set Computer)

Instruction Set Architectures

Processor Architecture: The Y86-64 Instruction Set Architecture

Lecture 4: MIPS Instruction Set

CS170 Computer Organization and Architecture I

The University of Adelaide, School of Computer Science

Processor Architecture: The Y86-64 Instruction Set Architecture

MIPS Procedure Calls CSE 378 – Section 3.

MIPS History MIPS is a computer family

August 29 New address for Fang-Yi

MIPS History MIPS is a computer family

Classification of instructions

A Closer Look at Instruction Set Architectures Chapter 5

Instruction encoding The ISA defines Format = Encoding

Evolution of ISA’s ISA’s have changed over computer “generations”.

What is Computer Architecture?

Instruction encoding The ISA defines Format = Encoding

Introduction to Microprocessor Programming

Instruction Set Principles

What is Computer Architecture?

Evolution of ISA’s ISA’s have changed over computer “generations”.

Instruction encoding The ISA defines Format = Encoding

MIPS History MIPS is a computer family

January 16 The books are here. Assignment 1 now due Thursday 18 Jan.

Evolution of ISA’s ISA’s have changed over computer “generations”.

CPU Structure CPU must:

Evolution of ISA’s ISA’s have changed over computer “generations”.

CSE378 Introduction to Machine Organization

August 31 addresses Drop box Questions? 31 August 2004

Presentation transcript:

Loose Ends and x

Opening Discussion zWhat did we talk about last class? zHave you seen anything interesting in the news?

Init Codes zLet’s write the codes for initializing an array using either the array syntax or the pointer syntax and compare them.

The x86 Architecture zBeing the most widely used architecture in the world right now, the x86 probably deserves some commenting upon. zIf you have read the book, you have seen that it is something that has been evolving over time, and that it is a fair bit more complex than the MIPS. zThe original 8086 was a 16-bit extension of the The went to 24-bits and the pushed it to 32.

Registers and Two Operand Instructions zThe 386 had 8, 32-bit general purpose registers in it. This was a step up from earlier versions where the registers were special purpose. zThe instructions on the x86 only take two operands so one register must be source and destination. However, it also allows one operand to be a memory location.

Conditions Codes and Variable Instruction Size zUnlike the MIPS, conditionals in an x86 (and the PowerPC) use condition codes. These are set or cleared by certain instructions and can be checked by conditional branches. zx86 instruction can vary from 1 byte in length to 17 bytes in length. While this adds significant complexity, it also adds flexibility and is part of the reason the architecture has lived so long.

More Add-Ons: x86-64 zThe x86 architecture isn’t dead yet. Now it is AMD that is trying to breath new life into it with the x86-64 architecture.

Itanium (Short Version) zItanium is a bit more complex. Your get 32 general use registers, but you also have a sliding “stack” like in the SPARC.

RISC vs. CISC zIn the early to mid 1990s, there was a significant ideological debate over whether computer instruction should be complex (like the x86) or simple (like the MIPS). There was a significant shift to the RISC style during that time. zMoore’s law has meant that you can put a lot more logic on a chip to work around limitations in the ISA. Flexibility in an ISA also helps.

Minute Essay zWhat are your thoughts on the RISC vs. CISC debate? zHave a great weekend.