The EC-front development plan and planning S. Ahmad, P. Barrillon, D. Cuisy, S. Dagoret, P. Dinaucourt, R. Sliwa, JL. Socha EC design review – LAL – 1.

Slides:



Advertisements
Similar presentations
16/12/02GS/ALICE TB 1 Update on the ALICE Grounding Plan From draft document (June 02) The grounding plan for ALICE proposed in this document is based.
Advertisements

1 Service panels run from detector end to end of support tube X-section through service panels 3-D view of panels PP0 region. All services break here Patch.
Electronics II Lab. Two Weeks. power connections Solderless Prototyping Board jacks for power connections.
Printed Circuit Board Design
Mauro Raggi Status report on the new charged hodoscope for P326 Mauro Raggi for the HODO working group Perugia – Firenze 07/09/2005.
BaBar/LST Meeting Dec 8, 2003K. Honscheid, Ohio State University Module Assembly Quality Control High Voltage Ohio State Status Report.
End of phase A meeting CNES (Toulouse) 2/02/2012 Ph. Gorodetzky APC - Paris Diderot1 High Voltage power supplies HV Switches Design: J. Szabelski, J. Karcmarczyk,
EUSO-BALLOON CDR – Agenda (I). Internal interfaces overview Batteries and Low Voltage power Supplies PDM interfaces DP interfaces HK Interfaces List of.
WP7&8 Progress Report ITS Plenary meeting, 23 April 2014 LG, PK, VM, JR Objectives 2014 and current status.
Chiho Wang ATLAS TRT Duke University Dubna, May Fuse Box Production Chiho Wang/Jack Fowler.
- Where are the entry points of the instrument - Physical External links - Overview of the External Interfaces - Status - Conclusion EUSO-BALLOON DESIGN.
ISR Work Progress Report Muon Week April 10 th 2003 A. Benvenuti INFN Bologna.
Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.
Belle-II iTOP readout: production HV board and front board iTOP Electro-opto-mechanical working group Virginia Tech, 7/3/2013 Gerard Visser Indiana.
TE-MPE-EP, VF, 11-Oct-2012 Update on the DQLPU type A design and general progress. TE-MPE Technical Meeting.
Dimensions of the PDM frame: 167mm x 167mm x 28.7mm.
Chiho Wang ATLAS TRT Duke University CERN, Feb Fuse Box Status Chiho Wang Duke University.
U.B. Presentation October Bernard COURTY L.P.C.C. College de France - Paris.
Laguna Beach, CA March 30-April 1, 2003 PMT HV Base Board Development Nobuyoshi Kitamura SSEC / UW-Madison.
Tray Factory Considerations Jean-Francois Genat UC LAPD Collaboration Meeting, June th 2010, Argonne. 1.
JMC – Joint Motion Controller Complete guide to building and testing each JMC.
PMF: front end board for the ATLAS Luminometer ALFA TWEPP 2008 – 19 th September 2008 Parallel Session B6 – Programmable logic, boards, crates and systems.
Saverio Minutoli INFN Genova 1 1 T1 Electronic status Electronics Cards involved: Anode Front End Card Cathode Front End Card Read-Out Control card VFAT.
EC front unit status. Outline Conclusions from mechanical prototype and actions taken Status of electrical prototype KIT’s work for TA Dev plan (tests)
CMS ECAL End Cap Meeting CERN 19 June to 23 June 2000 A.B.Lodge - RAL 1 ECAL End Cap High Voltage Cards and 2000 Electrical/Thermal Model. Progress on.
The EC-UNIT P. Barrillon on behalf of JEM-EUSO collaboration EUSO-BALLOON Phase A review 2 nd February 2012, CNES, Toulouse.
V. Cindro, Jožef Stefan Institute, Ljubljana, Slovenia DAQ, DCS, Power Supply and Cables Review CERN, March Electrical PP1 Basic features Electrical.
The PDM-block M. Casolino on behalf of JEM-EUSO collaboration EUSO-BALLOON Phase A review 2 nd February 2012, CNES, Toulouse.
The LST High Voltage System LST Readiness Review May 5, 2004 Klaus Honscheid Ohio State University.
May 2001, Istanbul Workshop High Voltage Plates and Capacitor Status Jack Fowler.
Hardware proposal for the L2  trigger system detailed description of the architecture mechanical considerations components consideration electro-magnetic.
EC_ASIC drawing (1) ASIC BASIC FASIC D 68 pi ns ASIC A 68 pi ns ASIC C ASIC E 120 pins ABCDEF 68 pi ns 68 pi ns 68 pi ns 68 pi ns.
CMS ECAL End Cap Meeting CERN 18 Oct to 22 Oct ECAL End Cap High Voltage and Fibre Optic Monitoring Systems Progress. Progress on High Voltage and.
- Overview of the subsystems - The Photodetector Module and its components - The Data Processing and its components - The Power Pack - Summary of subsystems.
Front End Board (16 channels) Superlayer Cross Section Frontend Enclosure HV cap board HV cap Board Signals from chamber wires go to HV cap board to be.
Specifications Asic description Constraints Interface with PDM board Schedule Summary.
1 Calorimeters LED control LHCb CALO meeting Anatoli Konoplyannikov /ITEP/ Status of the calorimeters LV power supply and ECS control Status of.
10/7/2003Thomas Schneider1 Status report of CERN/PNPI Tooling support for PNPI M2R2 Prototype Plans towards the PRR.
9/12/2003Ivan Hruska1 First box prototype –Box design in July ‘03 –Box produced during August ’03 Tested last week in few fingers Small changes necessary.
ASU boards for RPC detectors Production status. Presentation outline Active Sensor Unit electronic board for GRPC detectors – quick reminder – board functional.
Upgrade PO M. Tyndel, MIWG Review plans p1 Nov 1 st, CERN Module integration Review – Decision process  Information will be gathered for each concept.
Chiho Wang ATLAS TRT Duke University CERN, Feb Fuse Box & Capacitor Status Chiho Wang Duke University.
Planning of the EUSO-BALLOON project Sylvie Dagoret-Campagne on behalf of the JEM-EUSO collaboration, EUSO-BALLOON project manager LAL/France EUSO BALLOON.
ISUAL Spectrophotometer H. Heetderks. SDR 7 Jun 20002NCKU UCB Tohoku Spectrophotometer H. Heetderks Spectrophotometer Description Six Channels Identical.
Mathias Reinecke CALICE week - Manchester Electronics Integration - Status Mathias Reinecke for the AHCAL developers.
T HE PDM INTEGRATION P. Barrillon (LAL) & G. Prévôt (APC) On behalf of the PDM crew (Simon, Lech, Philippe, Sylvie B) EUSO-SPB/MiniEUSO progress meeting,
Praxis I 13 Oct Outline Component & Device Measurement and Instrument Datasheet How to build circuit using breadboard.
Outline Upgrade status of the ECAL/HCAL HV control mezzanine board;  Firmware design,  Setup for making functional tests and validation FPGA firmware.
High Voltage modulators ESS developments Carlos A. Martins ESS Accelerator Division, RF electrical power systems.
Pierre PRAT Progress the Michel DUPIEUX.
Specifications Asic description Constraints Interface with PDM board Planning Summary.
Week 22: Schematic Week 23-Week 27: Routing Gerber files have been available since 9th July 1st prototype: – PCB manufacturer: supervised by KIT – Cabling:
EC electronic status. Outline Reminders History EC-front unit status EC_ASIC status What next ? 2.
Introduction of the EUSO-BALLOON 9th Progress Meeting Naples, November the 9th, 2012 Guillaume Prévôt, Sylvie Dagoret and Peter von Ballmoos 1 EUSO-BALLOON,
Baby-MIND Modules & Services
University of Wisconsin
Printed Circuit Board Design
ASU board: PCB production and testings
Analog FE circuitry simulation
T1 Electronic status Conclusions Electronics Cards:
Mini-drawers, FE-ASIC , Integrator
Optical Gigabit Ethernet
EC board for JEM-EUSO Design investigations
10/month is the present production rate 2 FTE + sporadic contributions
Design Team 3 Texas Instruments Contact: Pete Semig Facilitator:
Electronics: Demod + 4Q FE
Intermediate Board Stack Intermediate Board Stack
Payload 2015 Class 8 By Jeff Dunker 5/22/ Beginner Payload.
Electronic Voting Machine
ECE 4006-B GIGABIT ETHERNET GROUP #7 Update Presentation #10
Presentation transcript:

The EC-front development plan and planning S. Ahmad, P. Barrillon, D. Cuisy, S. Dagoret, P. Dinaucourt, R. Sliwa, JL. Socha EC design review – LAL – 1 st march 2012

3 different PCBs: First one (EC DYNODE board) allows to reroute half of the dynodes of 1 MAPMT so that they are aligned perpendicularly to the others. It covers the 4 MAPMTs. Second one (EC ANODE board) covers one MAPMT but has dimensions reduced allowing a flex pcb to get out. It is used to collect signal from the anodes and send them to the ASICs. Third one (EC HV board) covers one MAPMT. It welcomes the dynodes and supplies the HV to the EC-dynode board which transmits it to the 4 MAPMTs. EC unit description: front part Per EC unit: 1 EC-DYNODE board 4 EC-ANODE boards 1 EC-HV boards UV filter MAPMT Flexible pcb toward EC-back HV cables toward HV box 2

Risk analysis 3 MAPMTs not available at due time Delay in EC assembly/integration Failure in MAPMT pins soldering within the EC EC boards and integration not matching the spec EC insulation insufficient Failure of 1 component (MAPMT, connector, …)  Development plan built taking these risks into account

The development plan 4 Important constraints: compactness, fragile MAPMTs, dense stack of 3 pcbs, 14 different (high) voltages, potting, precise positioning Production of a mechanical mock up of the EC-front – Check the mechanical design of the 3 PCBs of the EC-front – Check the assembly of the EC-front – Check the potting procedures – Development of all the tools needed for the continuation Production of a prototype of the EC unit – Check the PCBs electrically, as well as their performances (individually and together) – Validate the assembly and the potting process Production of the Flight Model EC units – Tests at each step of the fabrication and integration Spares will be available for each sensitive components – In total 2 EC-Front units (8 MAPMTs, 2 EC-dynodes, 4 straight EC-anodes, 4 bent EC-anodes, 2 EC-HV) – Spare connectors and passive components (capacitors, resistors, extensions, pins) – Spare PCBs

The development plan: tests 5 ElementsCodeType of testsDuration MAPMTAPerformances and uniformityFew hours/unit – 2 weeks total EC-dynodeBElectrical continuityFew minutes/unit – 1 day total EC-anodeCElectrical continuity15 mn/unit – 1 or 2 days total EC-HVDElectrical continuityFew minutes/unit – 1 day total (A + B)EElectrical continuity – assemblyFew minutes/unit – 1 day total (A + B + C + D)FElectrical continuity – functionalities - assemblyFew hours/unit – 2-3 days total All the elements will have to be tested individually and associated For some of them, the tests should be simple and fast

The planning Mechanical proto will be started as soon as the CNRS market will be approved (next week hopefully) 6

The planning EC-front CAD work (bodies, schematic, design) early 2012 Production of few samples of each board (after design review) with the goal being the test of EC unit prototype 7 done  in progress…