IBIS Interconnect BIRD Draft 0 Walter Katz Signal Integrity Software, Inc. IBIS Summit, DesignCon January 27, 2015.

Slides:



Advertisements
Similar presentations
What Makes a Better I/O Driver Model? Vadim Heyfitch Cadence Design Systems, Inc. (978)
Advertisements

11 *Other names and brands may be claimed as the property of others Purpose –The following slides summarize rules and issues for the new mixed-mode format.
Package Die Ports Walter Katz IBIS Interconnect 10/31/12.
Package EBD/EMD Walter Katz IBIS Interconnect 11/13/12.
Package and On-Die Interconnect Decisions Made and Proposed Solutions Walter Katz IBIS ATM December 3, 2013.
Interconnect Terminal Naming Walter Katz Signal Integrity Software, Inc. IBIS ATM January 9, 2015.
Terminal Draft 2 Walter Katz Signal Integrity Software, Inc. IBIS Interconnect July 9, 2014.
Tx_Init_Optimizes Walter Katz Signal Integrity Software, Inc. IBIS-ATM April 1, 2014.
IBIS-ISS Package Status Walter Katz IBIS ATM December 17, 2014.
IBIS Interconnect Decision Time Walter Katz IBIS Interconnect 6/19/13.
1 Introducing IBIS Michael Mirmak Chair, IBIS Open Forum IEEE DASC Meeting October 6, 2011.
IBIS Interconnect BIRD Draft 3 Walter Katz Signal Integrity Software, Inc. IBIS Summit, DesignCon Santa Clara, CA January 30, 2015.
Link A/D converters and Microcontrollers using Long Transmission Lines John WU Precision Analog - Data Converter Applications Engineer
AZIZ112/MAPLD2004 Printed Circuit Board Simulation: A Look at Next Generation Simulation Tools and Their Correlation to Laboratory Measurements Shahana.
01/30/04 *Other brands and names are the property of their respective owners Page 1 Futures Subcommittee Proposed “New” Futures Subcommittee To create,
Signal Integrity Software, Inc.Electronic Module Description© SiSoft, 2008 Electrical Module Description EMD A new approach to describing packages and.
IBIS-AMI and Direction Indication February 17, 2015 Updated Feb. 20, 2015 Michael Mirmak.
I N V E N T I V EI N V E N T I V E Updated Algorithmic Modeling Proposal for SERDES Tx and Rx Cadence, SiSoft DesignCon IBIS Summit Feb 1, 2007.
Interconnect Modeling Status Draft 1 Walter Katz … IBIS Summit, DesignCon January 31, 2013.
IBIS-ISS Package Proposal Status Walter Katz IBIS ATM January 7, 2014.
11 The Presentation That Arpad Forgot Michael Mirmak Intel Corp. September 30, 2008.
 Project overview  Project-specific success criteria  Block diagram  Component selection rationale  Packaging design  Schematic and theory of operation.
© 2007 Cisco Systems, Inc. All rights reserved. 1 IBIS Quality Review A status review of the IBIS Quality specification Mike LaBonte, Cisco Systems.
Updated Interconnect Proposal Bob Ross, Teraspeed Labs EPEPS 2015 IBIS Summit San Jose, CA, October 28, 2015 Updated Interconnect.
IMIC DISCUSSION Bob Ross Interconnectix Business Unit Mentor Graphics Corporation IBIS Summit Meeting, San Diego, CA December 7, 1998.
IBIS-AMI and Direction Indication February 17, 2015 Michael Mirmak.
Signal Integrity Software, Inc. IBIS Advanced Technology Modeling Group (IBIS-ATM) * Status Report Todd Westerhoff, SiSoft (Chief Troublemaker) DesignCon.
11/09/04 *Other brands and names are the property of their respective owners Page 1 The IBIS Specification and IEEE DASC Michael.
16- Agenda S-Parameters and Linear Analysis 4 Transmission Lines and Field Solver 5 IBIS 6 DAY 2 Synopsys 60-I-032-BSG-005 © 2007 Synopsys, Inc. All Rights.
Package Modeling Status Walter Katz IBIS Open Forum December 6, 2013.
Backchannel Issues Walter Katz Signal Integrity Software, Inc. IBIS-ATM April 8, 2014.
Updated Interconnect Proposal Bob Ross, Teraspeed Labs Draft Presented September 23, 2015 at the Interconnect Working Group Copyright.
Intel Confidential IBIS & ICM Interfacing: A New Proposal Michael Mirmak Signal Integrity Engineering Intel Corp. Chair,
IBIS & ICM Interfacing: Three Options Michael Mirmak Intel Corporation December 4, 2007.
A Tour of the IBIS Quality Specification DesignCon East IBIS Summit April 5, 2004 Robert Haller Signal Integrity Software, Inc. 6 Clock.
1 IBIS 4.1 Macromodel Library for Simulator-independent models DesignCon East 2005 Current Status - IBIS 4.1 Macro Library for Simulator Independent Modeling.
06/02/04 *Other brands and names are the property of their respective owners Page 1 New IBIS Cookbook 1.0 Introduction.
Signal Integrity Software, Inc.Electronic Module Description© SiSoft, 2008 Electrical Module Description EMD A new approach to describing packages and.
Fixing GND in IBIS Walter Katz SiSoft IBIS-Packaging May
EMD Overview Walter Katz IBIS Open Forum March 15, 2013.
10/07/04 *Other brands and names are the property of their respective owners Page 1 IBIS & ICM Interfacing Options Alternative.
Updated Interconnect Proposal Bob Ross, Teraspeed Labs EPEPS 2015 IBIS Summit San Jose, CA, October 28, 2015 Updated Interconnect.
Pin Mapping Key Concepts From IBIS 6.0… “The [Pin Mapping] keyword names the connections between POWER and/or GND pins and buffer and/or terminator voltage.
IBIS & ICM Interfacing: Simple Link Michael Mirmak September 21, 2005.
IBIS Status and Future Direction Michael Mirmak Intel Corp. Chair, EIA IBIS Open Forum マイケル マ一マク インテル コ一ポレ一 ション 会長,アイビス JEITA IBIS Conference March 24,
Interconnect Terminal Mapping Figures 30 Sep
I/O Buffer Modeling Class 10 2 lectures
Fixing [Pin Mapping] Walter Katz Signal Integrity Software, Inc. IBIS Summit, DesignCon Santa Clara, CA January 22, 2016.
References in IBIS Bob Ross, Teraspeed Labs IBIS ATM Meeting January 12, 2016 Copyright 2016 Teraspeed Labs 1.
Simulation [Model]s in IBIS Bob Ross, Teraspeed Labs Future Editorial Meeting April 22, 2016 Copyright 2016 Teraspeed Labs 1.
[Die Supply Pads] Walter Katz Signal Integrity Software, Inc. IBIS Interconnect January 6, 2016.
[Pulldown Reference] [GND Clamp Reference] Offset in [Pulldown] [Ground Clamp] Walter Katz IBIS GND Editorial March 4, 2016.
Piero Belforte, HDT 1998: Advanced Simulation and Modeling for Electronic System Hardware Design Part2 .
IBIS 6.2 Editorial Resolutions
V7.0 Linked BIRDs Bob Ross IBIS Editorial Task Group April 7, 2017
Package Modeling Today
BIRD Terminology Issues Bob Ross
Walter Katz IBIS-ATM December 8, 2015
IBIS Interconnect Task Group December 15, 2015
General K-table Extraction Proposal Using SPICE Bob Ross, Teraspeed Labs DesignCon IBIS Summit Santa Clara, California January.
IBIS [Model Selector] Improvement Proposal
IBIS Specification Roadmap
DUT vs DIA Device Under Test vs Device In Action
New IBIS Cookbook 1.0 Introduction 2.0 Pre-Modeling Steps
Pin Reference Concerns Bob Ross, Teraspeed Labs
Ground Recommendations Review of Recent Discussion
IBIS 6.2 Editorial Resolutions
Walter Katz Signal Integrity Software, Inc. September 10, 2019
IBIS Interconnect Task Group August 23, 2017
Presentation transcript:

IBIS Interconnect BIRD Draft 0 Walter Katz Signal Integrity Software, Inc. IBIS Summit, DesignCon January 27, 2015

Overview IBIS Interconnect Task Group Models Represent Package and On-Die Interconnect On Die, Package, Supply and Signal Interconnect can be Combines or Kept Separate Similar Approach for Both IBIS and EBD IBIS Interconnect Model Terminals Pre and Post Layout IBIS Files Corners [Interconnect Model Selector] [Interconnect Model] [Begin Model] Terminal Terminals Next Steps 2

IBIS Interconnect Task Group Meets Wednesdays 8AM PDT Major Contributors –AlteraDavid Banas –Cadence Design SystemsBradley Brim –Intel CorpMichael Mirmak –Keysight TechnologiesRadek Biernacki –Mentor GraphicsArpad Muranyi –Micron TechnologyJustin Butterfield, Randy Wolff –Signal Integrity SoftwareWalter Katz –SynopsysRita Horner –Teraspeed LabsBob Ross 3

Models Represent Package and On-Die Interconnect Languages Supported –IBIS-ISS –Touchstone Model Terminals –Pins –Die Pads –Buffer Signals –Buffer Supplies 4

On Die, Package, Supply and Signal Interconnect can be Combines or Kept Separate Supports separate on-die and package interconnect models and combined on-die and package interconnect models Independent Supply and Signal Interconnect Models Coupled Supply and Signal Interconnect Models Singled Ended and Differential Interconnect Models 5

Similar Approach for Both IBIS and EBD IBIS (.ibs) Interconnect Model Terminals –Pins ([Pins]) –Die Pads –Buffers EBD (.ebd) Interconnect Model Terminals –Pins ([Pin List]) –reference_designator.pin –EBD will be a separate BIRD based on the IBIS package BIRD when completed EBD will be updated as soon as.ibs package BIRD is Finished 6

IBIS Interconnect Model Terminals Pins Die Pads –Signal (I/O) –Supply (POWER and GND) Buffers –Signal (I/O) –Supply Pullup Reference Pulldown Reference Power Clamp Reference Ground Clamp Reference External Reference 7

Interconnect Model Terminals Terminal Pin|DiePad|Buffer … One line per terminal Supports both Pre and Post Layout Example Terminal records Terminal 1 Pin Pin_name M8 Terminal 2 Pad Pin_name M8 Terminal 3 Buffer Pin_name M8 Terminal 4 Buffer Pin_name M8 Pullup_Reference Terminal 5 Pin Model_name DQ Terminal 6 Pin Model_name DQS Diff_pos Terminal 8 Pin Model name DQ SE Terminal 9 Buffer Pin_name M9 Aggressor Terminal 10 Buffer Pin_name M10 Victim Terminal 11 Buffer Signal_name VDDQ 8

Pre and Post Layout IBIS Files Post Layout –Signal (I/O) Terminals Pin, Die Pad and Buffer terminals referenced by Pin_name –Supply Terminals Pin terminals referenced by Pin_name or Signal_name Die Pad terminals referenced by Die_Pad_name or Signal_name Buffer terminals referenced by Pin_name or Signal_name Pre Layout –Signal (I/O) Terminals Referenced by Model_name –Supply Terminals Referenced by Signal_name 9

Corners File, Subckt and Parameters can have either a single value or three corner values It is not clear if we will have a clear definition of the three corners Typ, Min, Max –Can be Typ, Slow, Fast –Can be Typ, Small Crosstalk, Large Crosstalk Expect it will inherit the existing usage of Typ, Min and Max and will be up to EDA tool on how to apply these corners. 10