9530 T IMING C ONTROL U NIT. 9530 Features TCU-1 Key Features 250ps timing resolution with < 50ps jitter 8 independent outputs with full individual programming.

Slides:



Advertisements
Similar presentations
Computer Science 210 Computer Organization Clocks and Memory Elements.
Advertisements

Potentialities of common-used TDC chips for high-speed event timer design E. Boole, V. Vedin Institute of Electronics and Computer Science, Riga, Latvia.
Local Trigger Control Unit prototype
1 Project supervised by: Dr Michael Gandelsman Project performed by: Roman Paleria, Avi Yona 26/4/2004 Multi-channel Data Acquisition System Final_A Presentation.
Logic Analyzer and pulse generator ECE 682. The specification Specification was handed out in ECE 582 last quarter. Basics  3 channels – dedicated output.
ELI: Electronic Timing System (ETS) at Facility Level E L I – B L – – P R E – B.
3/7/05A. Semenov Batch-by-Batch Intensity Monitor 1 Two-Channel Batch by Batch Intensity Monitor for Main Injector BBI.
Time stamping with CAEN V1290N Bled, 26 th – 28 th March 2008 Dušan Ponikvar, Dejan Paradiž Faculty of Mathematics and Physics Ljubljana, Slovenia.
EE2174: Digital Logic and Lab Professor Shiyan Hu Department of Electrical and Computer Engineering Michigan Technological University CHAPTER 9 Sequential.
WaveBook, Personal Daq, and DaqBoard/3000 USB Overview John Rys Product Support Engineer.
Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
Berkeley Nucleonics Instrumentation Since 1963…. Management Team David Brown, President 15 Years, BA Management Mel Brown, Director of Finance 45 Years,
K.C.RAVINDRAN,GRAPES-3 EXPERIMENT,OOTY 1 Development of fast electronics for the GRAPES-3 experiment at Ooty K.C. RAVINDRAN On Behalf of GRAPES-3 Collaboration.
Basic Sequential Components CT101 – Computing Systems Organization.
SNS Integrated Control System Timing Clients at SNS DH Thompson Epics Spring 2003.
8114A Overview. 8114A Overview 10-Feb-04 Page A Overview 1) Specifications and Applications 2) Operational Overview 3) Block Diagram.
FED RAL: Greg Iles5 March The 96 Channel FED Tester What needs to be tested ? Requirements for 96 channel tester ? Baseline design Functionality.
AFG3000 Series Arbitrary/Function Generators Fact Sheet The next generation of signal generation Featuring:  Up to 240 MHz sine waves, 120 MHz pulse waves.
KHz-SLR PC Board Eastbourne, October 2005 for kHz SLR Complete PC Board.
Berkeley Nucleonics Instrumentation Since 1963…. Management Team David Brown, President 15 Years, BA Management Mel Brown, Director of Finance 45 Years,
Berkeley Nucleonics Instrumentation Since 1963…. Management Team David Brown, President 15 Years, BA Management Mel Brown, Director of Finance 45 Years,
Digital Electronics and Computer Interfacing Tim Mewes 5. Computer Interfacing – DAQ cards.
Chopper wheel Rotates at 100 Hz and contains a timing photodiode to signal position on each turn. A slot cut in the disc passes a 130  s laser pulse train.
Lecture 4 General-Purpose Input/Output NCHUEE 720A Lab Prof. Jichiang Tsai.
Chopper wheel Rotates at 100 Hz and contains a timing photodiode to signal position on each turn. A slot cut in the disc passes a 130  s laser pulse train.
575 Features Overview. Existing Features ► System Modes ► Independent Channel Modes ► System Gating ► Channel Gating ► External Trigger ► Channel Multiplexing.
Chopper wheel Rotates at 100 Hz and contains a timing photodiode to signal position on each turn. A slot cut in the disc passes a 130  s laser pulse train.
8133A Overview. 8133A Overview 10-Feb04 Page A Overview 1) Specifications and Applications 2) Operational Overview 3) Block Diagram.
Front End. Charge pre-amp and detector Voltage regulator. TOP side. Detector linear voltage regulator BOTTOM side. Charge pre-amp.
Hugo Furtado CERN - Microelectronics Group 11th Workshop on Electronics for LHC and future Experiments Delay25, an ASIC for timing adjustment in LHC Delay25.
Why are Timer Functions Important?
Sequential Logic Design
Computer Science 210 Computer Organization
Digital Design - Sequential Logic Design
NSG 4070 Signal generator and immunity test system Dr. Heinrich
Lecture #16: D Latch ; Flip-Flops
vXS fPGA-based Time to Digital Converter (vfTDC)
EI205 Lecture 8 Dianguang Ma Fall 2008.
An FPGA Implementation of a Brushless DC Motor Speed Controller
Computer Architecture & Operations I
Digital Fundamentals Floyd Chapter 7 Tenth Edition
96-channel, 10-bit, 20 MSPS ADC board with Gb Ethernet optical output
ETD meeting Electronic design for the barrel : Front end chip and TDC
COCO - Session #19 Today: Get to know the Logic State Analyzer
Digital Fundamentals Floyd Chapter 7 Tenth Edition
Prof. Hsien-Hsin Sean Lee
Flip Flops.
MCPPMT test bench at LAL D. Breton, L. Burmistov, J. Maalmi, V
Ongoing R&D in Orsay/Saclay on ps time measurement: a USB-powered 2-channel 3.2GS/s 12-bit digitizer D.Breton (LAL Orsay), E.Delagnes (CEA/IRFU) Séminaire.
Computer Science 210 Computer Organization
Latches and Flip-flops
ME3200 ELECTRONIC INSTRUMENTATION AND MEASUREMENT (INDUCTION PROGRAM) [Slide 3] Function/Arbitrary Waveform Generator BY DREAMCATCHER
Front-end electronic system for large area photomultipliers readout
Chapter 7 Latches, Flip-Flops, and Timers
הודעות ריענון מהיר והרחבות Charts & Graphs גרף XY בניית מחולל אותות
Computer Science 210 Computer Organization
Neurochip3.
Oscilloscopes HP 54600B Digital Oscilloscope Alex Jones COE 0501.
Programmable Interval timer 8253 / 8254
Commodity Flash ADC-FPGA Based Electronics for an
Pi Logic Controller Teresa Núñez DESY Photon Science
FPGA Based Trigger System for the Klystron Department
Programmable Interval timer 8253 / 8254
Registers.
Digital Fundamentals Floyd Chapter 1 Tenth Edition
University of Maryland Baltimore County Department of Computer Science and Electrical Engineering   CMPE 212 Laboratory (Discussion 10) Hasib Hasan
8253 – PROGRAMMABLE INTERVAL TIMER (PIT). What is a Timer? Timer is a specialized type of device that is used to measure timing intervals. Timers can.
Programmable Interval Timer
ADSP 21065L.
Presentation transcript:

9530 T IMING C ONTROL U NIT

9530 Features TCU-1 Key Features 250ps timing resolution with < 50ps jitter 8 independent outputs with full individual programming and control Internal rate generator >> 10ns period resolution over entire frequency range (20MHz) Complete channel and system setup stored in memory>> Provides 14 memory storage slots Remote programmability >> RS232, USB and Ethernet Dual inputs (gate and/or trigger)‏

Multiplexing>> Selectively combine the timing of any or all channels to one output Burst>> Each channel can have a separate number Duty Cycle>> N pulses on, M pulses off Channel Referencing>> Any or all channels can reference the timing of any channel rather than T0, rising or falling edge, with either positive or negative reference Wait>> The system will wait for a specified number of cycles before producing pulse 9530 Features Channel Properties – Advanced Programming Modes

Clock input/output >> allows master clock input from 10MHz to 100MHz with complete system timing relative to that signal with low jitter Field programmability>> custom features, upgrades and fixes via fully programmable FPGA Settings / Programming saved on power down 9530 Advanced Features/Options

Laser Oscillator (Master Clock)‏ Amplifier (clock Mode)‏ Pulse Picker External trigger (1kHz TTL)‏ 80Mhz pulse train (every ~13ns)‏ Picked pulses with a flexible time window (10ns to 1.3  s)‏ Unpicked pulses seeding amplifier 9530 Delay Generator External Clock Synchronizing Example Setup TTL BNC Electronics 1 kHz pulse train (every ~1ms)‏ 1 kHz pulse train (every ~1ms)‏ External Clock (80 MHz TTL)‏

80Mhz pulse train (1 every ~13ns)‏ 1 kHz pulse train (1 every ~1ms)‏ Picked pulses with a flexible time window (13ns to 1.3  s)‏ Amplifier Pulse Picker Delay is controlled by delay generator and computer (stepped through for a time trace) Jitter greater than ~6 ns will result in unstable picking (pick pulses not intended)‏ Accuracy poorer than 6 ns will do the same (pick pulses not intended)‏ 

8 Channel, Independent delay & pulsewidth 100MHz Internal Oscillator 250ps Resolution Ch-Ch Jitter <50ps RMS 9530 INTERNAL OPERATION Synchronizer Delay Generator Period, delay and pulsewidth are controlled by delay generator via the front panel and the USB or RS232 computer interface. System and channel modes (single shot, burst, duty cycle) provide a large number of control configurations.

8 Channel, Independent delay & pulsewidth 100MHz Internal Oscillator 250ps Resolution Ch-Ch Jitter <50ps RMS Trigger and/or gated operation. Trigger to output jitter <2.5ns (<800ps RMS)‏ 9530 EXTERNAL TRIGGER OPERATION Synchronizer Delay Generator Dual trigger/gate inputs may be used as gate or trigger.

8 Channel, Independent delay & pulsewidth 100MHz Internal Oscillator 250ps Resolution Ch-Ch Jitter <50ps RMS Trigger and/or gated operation. Trigger to output jitter <500ps (<200ps RMS)‏ 9530 EXTERNAL SYNC’D OPERATION Synchronizer Delay Generator External reference clock input of 50mV to 2.5V allows direct syncing to photo diode or high speed logic outputs. Sync’d operation provides very low external jitter operation. All modes (internal & external trigger, etc.) are available with the external clock. 10 to 100MHz Ext Reference Clock

 Independent Channel Enable/Disable  Delayed Channel Enable – allows flashlamp/diodes to be fired, stabilizing the laser before the Qswitch or shutter is enabled.  Single shot or Burst mode laser pulse bursts, controlling either just to Qswitch or entire laser.  Duty Cycle mode allows firing laser at optimal rate, but picking pulses out at the user required rate.  Output Multiplexer allows any combination of channels to be output on any of the output ports, providing very complex pulse trains CHANNEL MODES Applications