Fall 2002INEL 4206 Microprocessors Lecture 4 1 Easy I Control Unit (Level 3 Flowcharts) DI → ABUS → AO fetchop1 FetchOp 00 11x opcode aoprsoprloadstorebrnjump.

Slides:



Advertisements
Similar presentations
Programming 68HC11.
Advertisements

ELEN 468 Advanced Logic Design
Fall EE 333 Lillevik 333f06-l4 University of Portland School of Engineering Computer Organization Lecture 4 Assembly language programming ALU and.
EEM 486 EEM 486: Computer Architecture Lecture 4 Designing a Multicycle Processor.
Microprocessor Design Multi-cycle Datapath Nia S. Bradley Vijay.
TK 2633 Microprocessor & Interfacing
Room: E-3-31 Phone: Dr Masri Ayob TK 2633 Microprocessor & Interfacing Lecture 1: Introduction to 8085 Assembly Language.
10/18/2005Comp 120 Fall October Questions? Instruction Execution.
The Processor 2 Andreas Klappenecker CPSC321 Computer Architecture.
PA1 Introduction Lab Section. But first: Homework 1 C Problem A quick note on this is to use scanf to read input from the terminal You can use a format.
1 Computer Organization Today: First Hour: Computer Organization –Section 11.3 of Katz’s Textbook –In-class Activity #1 Second Hour: Test Review.
Lecture 16 Today’s topics: –MARIE Instruction Decoding and Control –Hardwired control –Micro-programmed control 1.
Processor Design ELEC 418 Advanced Digital Systems Dr. Ron Hayne Images Courtesy of Thomson Engineering.
Spring 2002INEL 4206 Microprocessors Lecture 4 1 Practical Universal Computers Prof. Bienvenido Velez Lecture 4 Bits Wires Gates Turing Machines.
A summary of TOY. 4 Main Components Data Processor Control Processor Memory Input/Output Device.
CDA 3101 Fall 2013 Introduction to Computer Organization
Computer Science 101 Computer Systems Organization Machine Language Examples Entire machine.
Computer Architecture Lecture 10 MIPS Control Unit Ralph Grishman Oct NYU.
Fall 2004ICOM 4036 Programming Laguages Lecture 2 1 Low-Level Programming Prof. Bienvenido Velez ICOM 4036 Lecture 2.
Fall 2015, Sep ELEC / Lecture 5 1 ELEC / Computer Architecture and Design Fall 2015 Datapath and Control (Chapter.
Spring 2002INEL 4206 Microprocessors Lecture 5 1 Programming Universal Computers Instruction Sets Prof. Bienvenido Velez Lecture 5.
Multicycle datapath.
Pipeline Processor Design Project Jarred Beck. Design Assumptions Three bit opcode This is to be able to address all of the 8k memory directly =
Single-cycle CPU Control
Access the Instruction from Memory
EE204 Computer Architecture
Controller Implementation
Computer Organization and Architecture + Networks
Block diagram of a Microcoded Control unit
CS161 – Design and Architecture of Computer Systems
Addressing Modes in Microprocessors
CPU Organisation & Operation
Gunjeet Kaur Dronacharya Group of institutions
/ Computer Architecture and Design
ELEN 468 Advanced Logic Design
Morgan Kaufmann Publishers The Processor
Processor (I).
Simple Processor Control Unit
Design of the Control Unit for Single-Cycle Instruction Execution
MIPS processor continued
Lecture 3 CPU - Data Path for Branches
Computer Organization and ASSEMBLY LANGUAGE
Design of the Control Unit for One-cycle Instruction Execution
CSCI206 - Computer Organization & Programming
Instruction and Control II
Controller Implementation--Part II
Controller Implementation--Part I
Control Unit Introduction Types Comparison Control Memory
Low-Level Programming
Programmer’s View of the EAGLE
Computer System Design Lecture 5
Control unit extension for data hazards
Vishwani D. Agrawal James J. Danaher Professor
A register design with parallel load input
Systems Architecture I
William Stallings Computer Organization and Architecture 8th Edition
COSC 2021: Computer Organization Instructor: Dr. Amir Asif
ECE 463/563 Fall `18 RISC-V instruction formats
CS Fall Controller Implementation - 1
Control unit extension for data hazards
Control Unit for Multiple Cycle Implementation
Computer System Design Lecture 5
Data Path Diagrams.
Lecture 6 CdM-8 CPU overview
Computer Concept and Practice
Control unit extension for data hazards
Systems Architecture II
CS501 Advanced Computer Architecture
Control Unit for Multiple Cycle Implementation
FloorPlan for Multicycle MIPS
Presentation transcript:

Fall 2002INEL 4206 Microprocessors Lecture 4 1 Easy I Control Unit (Level 3 Flowcharts) DI → ABUS → AO fetchop1 FetchOp 00 11x opcode aoprsoprloadstorebrnjump 00 00x AO → EAB EDB → DI branch on opcode fetchop2

Fall 2002INEL 4206 Microprocessors Lecture 4 2 Easy I Control Unit State Transition Table (Part I) Curr State opcodeIAC:1 5 Next State ALU op Mem OP PC sel PC is DI le AC le AO se l AO le EDB sel reset1xx xxxxxreset2XXXNOP01X00X0X reset2xx xxxxxfetchXXXNOP X fetch00 00x1xfetchopXXXNOP11X10X0X fetch00 00x0xsoprXXXNOP11X10X0X fetch xbrn1XXXRD11X10X0X fetch xjumpXXXRD11X10X0X fetch xstore1XXXRD11X10X0X fetch xload1XXXRD11X10X0X fetch00 11x0xaoprXXXRD11X10X0X aopr00 110xxfetchANDNOP X aopr00 111xxfetchADDNOP X sopr00 000xxfetchNOTBNOP X sopr00 001xxfetchSHRBNOP X

Fall 2002INEL 4206 Microprocessors Lecture 4 3 Easy I Control Unit State Transition Table (Part II) Current State opcodeIAC: 15 Next State ALU op Mem OP PC sel PC is DI le AC le AO sel AO le EDB sel store1xx xxxxxstore2XXXNOP11X0011X store2xx xxxxxstore3XXXWR load1xx xxxxxload2XXXNOP11X0011X load2xx xxxxxload3XXXRD11X10X0X load3xx xxxxxfetchANOP X brn1xx xxxx0fetchXXXNOP X brn1xx xxxx1brn2XXXNOP X brn2xx xxxxxfetchXXXNOP X jumpxx xxxxxfetchXXXNOP X fetchop1xx xxxxxfetchXXXNOP11X0011X Can share this state

Fall 2002INEL 4206 Microprocessors Lecture 4 4 Easy-I Control Unit StateEncoding reset reset fetch 0010 aopr 0011 sopr 0100 store store store load load load brn brn jump 1101 fetchop OperationCodeOutput A000A NOTB001not B AND010A and B ADD011A + B SHRB100B / 2 4-bit Encodings for States ALU Operation Table We know how to implement this ALU ! OperationCode NOP00 ReaD01 WRite10 Control Bus Operation Table