June 2009, Wu Jinyuan, Fermilab MicroBooNe Design Review 1 Some Data Reduction Schemes for MicroBooNe Wu, Jinyuan Fermilab June, 2009.

Slides:



Advertisements
Similar presentations
EET260 Introduction to digital communication
Advertisements

Digital Correlated Double Sampling for ZTF Roger Smith and Stephen Kaye California Institute of Technology.
A Low-Power Wave Union TDC Implemented in FPGA
3. Digital Implementation of Mo/Demodulators
Oscilloscope Watch Teardown. Agenda History and General overview Hardware design: – Block diagram and general overview – Choice of the microcontroller.
ADC and TDC Implemented Using FPGA
Quantization Prof. Siripong Potisuk.
Storey: Electrical & Electronic Systems © Pearson Education Limited 2004 OHT 26.1 Data Acquisition and Conversion  Introduction  Sampling  Signal Reconstruction.
Improving Single Slope ADC and an Example Implemented in FPGA with 16
Ultrafast 16-channel ADC for NICA-MPD Forward Detectors A.V. Shchipunov Join Institute for Nuclear Research Dubna, Russia
Data Reduction Processes Using FPGA for MicroBooNE Liquid Argon Time Projection Chamber Jinyuan Wu (For MicroBooNE Collaboration) Fermilab May 2010.
1 Digitisation Conversion of a continuous electrical signal to a digitally sampled signal Analog-to-Digital Converter (ADC) Sampling rate/frequency, e.g.
Development of novel R/O electronics for LAr detectors Max Hess Controller ADC Data Reduction Ethernet 10/100Mbit Host Detector typical block.
MDIA 308 Digital technologies. Converting analog to digital ADC – analog to digital conversion An analog voltage is converted in binary code Binary =
Low Cost TDC Using FPGA Logic Cell Delay Jinyuan Wu, Z. Shi For CKM Collaboration Jan
Over-Sampling and Multi-Rate DSP Systems
Digital Correlated Double Sampling for ZTF Roger Smith and Stephen Kaye California Institute of Technology The digital equivalent of dual slope integration.
May. 2009, Wu Jinyuan, Fermilab IEEE RT09 Short Course 1 FPGA Structure, Programming Principals and Applications: Part II Wu, Jinyuan.
Ni.com Data Analysis: Time and Frequency Domain. ni.com Typical Data Acquisition System.
1 Sensors and Measurements Penderia & Pengukuran ENT 164 Signal Processing Elements Hema C.R. School of Mechatronics Engineering Northern Malaysia University.
Final Year Project A CMOS imager with compact digital pixel sensor (BA1-08) Supervisor: Dr. Amine Bermak Group Members: Chang Kwok Hung
ACOE2551 Microprocessors Data Converters Analog to Digital Converters (ADC) –Convert an analog quantity (voltage, current) into a digital code Digital.
L.Royer– Calice DESY – July 2010 Laurent ROYER, Samuel MANEN, Pascal GAY LPC Clermont-Ferrand R&D LPC Clermont-Fd dedicated to the.
Analog to Digital Converter
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
TDC and ADC Implemented Using FPGA
MiniBoone Detector: Digitization at Feed Through Student: John Odeghe ; SC State, Fermi Lab Intern Supervisor: JinYuan Wu; Fermi Lab 1.
Dynamic Range and Dynamic Range Processors
TDC for SeaQuest Wu, Jinyuan Fermilab Jan Jan. 2011, Wu Jinyuan, Fermilab TDC for SeaQuest 2 Introduction on FPGA TDC There are.
A Novel Digitization Scheme with FPGA-based TDC for Beam Loss Monitors Operating at Cryogenic Temperature Wu, Jinyuan, Arden Warner Fermilab Oct
An introduction to audio/video compression Dr. Malcolm Wilson.
Physics 335 project update Anton Kapliy April 2007.
Team 2 Yimin Xiao Jintao Zhang Bo Yuan Yang.  The project we propose is a digital oscilloscope with playback function that provides almost any function.
Performance of Programmable Logic Devices (PLDs) in read-out of high speed detectors Jack Fried INSTRUMENTATION DIVISION PLD ? PLD ? Muon Tracker PLD Muon.
IT-101 Section 001 Lecture #9 Introduction to Information Technology.
Readout Processing and Noise Elimination Firmware for the Fermilab Beam Loss Monitor System Wu, Jinyuan C. Drennan, R. Thurman-Keup, Z. Shi, A. Baumbaugh.
Team 2 Yimin Xiao Jintao Zhang Bo Yuan Yang.  An ability to sample analog voltage signal range from -12 V to 12 V via BNC;  An ability to reconstruct.
HBD/TPC Electronics Status Works done to for a)Prototype detector readout b)Understand packing density and heat loading issues c)Address the overall system.
TPC electronics Status, Plans, Needs Marcus Larwill April
HBD/TPC Electronics Status Works done to for a)Prototype detector readout b)Understand packing density and heat loading issues c)Address the overall system.
Oct. 2007, Wu Jinyuan, FermilabIEEE NSS Refresher Course1 Digital Design with FPGAs: Examples and Resource Saving Tips Screen B Wu, Jinyuan Fermilab IEEE.
1 19 th January 2009 M. Mager - L. Musa Charge Readout Chip Development & System Level Considerations.
Fundamentals of Audio Production. Chapter 3 1 Fundamentals of Audio Production Chapter Three: Digital Audio.
1 Carleton/Montreal Electronics development J.-P Martin (Montreal) Shengli Liu & M. Dixit (Carleton) LC TPC Meeting DESY Hamburg, 4 June 2007.
An introduction to audio/video compression Prepared by :: Bhatt shivani ( )
A Demo Prototype for Digitization at Feed Through Wu, Jinyuan, Scott Stackley, John Odeghe Fermilab Nov
Digitization at Feed Through R&D (2) Digitizer Performance Evaluation Student: John Odeghe ; SC State, Fermi Lab Intern Supervisor: JinYuan Wu; Fermi Lab.
Digitization at Feed Through Wu, Jinyuan Fermilab Feb
Rectifier-Capacitor Threshold Tracer for mu2e Straw Chamber Wu, Jinyuan Fermilab Jan
MADEIRA Valencia report V. Stankova, C. Lacasta, V. Linhart Ljubljana meeting February 2009.
Data Reduction Schemes for MicroBoone Wu, Jinyuan Fermilab.
TDC and ADC Implemented Using FPGA
Wu, Jinyuan Fermilab May. 2014
DCH FEE STATUS Level 1 Triggered Data Flow FEE Implementation &
Digital Down Converter (DDC)
A General Purpose Charge Readout Chip for TPC Applications
Data Aquisition System
96-channel, 10-bit, 20 MSPS ADC board with Gb Ethernet optical output
Bo Yu, substituting for Hucheng Chen
High Resolution Digital Audio
Wu, Jinyuan Fermilab Oct, 2017
Digital Control Systems Waseem Gulsher
Digital Acquisition of Analog Signals – A Practical Guide
Software Defined Radio Expanded
Analog to Digital Data Conversion
Lesson 8: Analog Signal Conversion
Chapter Nine: Data Transmission
Electronics for Physicists
Digital Signal Processing
COMS 161 Introduction to Computing
Presentation transcript:

June 2009, Wu Jinyuan, Fermilab MicroBooNe Design Review 1 Some Data Reduction Schemes for MicroBooNe Wu, Jinyuan Fermilab June, 2009

June 2009, Wu Jinyuan, Fermilab MicroBooNe Design Review 2 Data Reduction on Liquid Argon TPC Data Hit waveforms in TPC carry useful information. Digitizing the waveforms creates large volume of data. Data reduction without losing useful information is necessary. Drift Time Wire Number Data from BO detector of FNAL

June 2009, Wu Jinyuan, Fermilab MicroBooNe Design Review 3 Slow Variation of Raw Data More than 99% points differ from previous points by -1, 0 or +1. Huffman Coding can be applied to the differences of the data points. DFF Q A B A-B U(n+1) D U(n+1)-U(n)

June 2009, Wu Jinyuan, Fermilab MicroBooNe Design Review 4 The Huffman Coding The U(n+1)-U(n) value with highest probability is assigned to shortest code, i.e., single bit 1. Values with lower probabilities are assigned with longer codes, e.g., 01, 001, 0001 etc. Huffman coded words and regular words are distinguished by bit-15. U(n+1)- U(n) Code -4 and others Full 16 bits word ADC value (13-bit) Regular ADC data for first point or when U(n+1)-U(n) is outside +-3 Huffman Coded Padding or Continue to Next Word In this example, 6 differences of the data samples are packed in the 16-bit data word

June 2009, Wu Jinyuan, Fermilab MicroBooNe Design Review 5 The Huffman Coding Block The block is able to operate at up to 250MHz clock in Altera Cyclone III FPGA devices. The block uses 245 logic cells, taking 0.6% in an EP3C40F484C6 device ($129) containing logic cells. Raw Data Huffman Coded Data 245 Logic Cells (245/39600)*$129 = $ ADC value (13-bit)

June 2009, Wu Jinyuan, Fermilab MicroBooNe Design Review 6 The Compress Ratio of Huffman Coding On typical TPC events a compression ratio of about 10 can be achieved. Compression ratio is sensitive to high frequency noise. N N/(10.7)

June 2009, Wu Jinyuan, Fermilab MicroBooNe Design Review 7 A “Mystery” of Huffman Coding Ratios on Down Sampled Data The 5MHz data is down sampled to 1MHz. The Huffman Coding compress ratio drops from 10.7 to 7.5 when the data is down sampled. N N/(10.7) (N/5) (N/5)/(7.5)

June 2009, Wu Jinyuan, Fermilab MicroBooNe Design Review 8 Averaging in Decimation: A Re-discovery Simple “down-sampling” is not good. When the decimation factor is D, an averaging over D samples is good either. An averaging over 2*D samples is necessary. There is still aliasing with averaging over 2*D samples but it is less severe than averaging over D samples. Nyquist Frequency < (1/2) Sampling Frequency

June 2009, Wu Jinyuan, Fermilab MicroBooNe Design Review 9 Weighted Average, The CIC-2 Filter Filter performance can be further improved with weighted average over 4*D samples. The filter is called Cascade-Integrate-Comb filter of order 2 (CIC-2). The CIC-1 filter is the moving average.

June 2009, Wu Jinyuan, Fermilab MicroBooNe Design Review 10 Huffman Coding Ratios for 5MHz to 1MHz The Huffman Coding compress ratio improves as the filter in Dynamic Decimation improves.

June 2009, Wu Jinyuan, Fermilab MicroBooNe Design Review 11 Dynamic Decimation (DD) Only small time intervals, i.e., region of interest (ROI) must be sampled at high rate. Most time intervals can be sampled with lower rate, without losing useful information.

June 2009, Wu Jinyuan, Fermilab MicroBooNe Design Review 12 A Mystery of Dynamic Decimation & Huffman Coding Dynamic Decimation reduces number of samples by factor of 10. Huffman Coding reduces number of bits from raw data by factor of 10. When cascaded, the combination reduces number of bits by factor of 60. Dynamic Decimation Huffman Coding NN/10.6 Dynamic Decimation Huffman Coding N N/60 NN/10.7

June 2009, Wu Jinyuan, Fermilab MicroBooNe Design Review 13 Huffman Coding Ratios for Dynamic Decimation The Huffman Coding compress ratio improves as the filter in Dynamic Decimation improves.

June 2009, Wu Jinyuan, Fermilab MicroBooNe Design Review 14 The Knobs of Data Volume Control The filtering schemes and parameters in the Dynamic Decimation block are knobs for data volume control. Most of analog noises can be filtered out. Serial to Parallel Conversion 16MHz to 2MHz Decimation Data Merging RAM Dynamic Decimation External Memory Output Interface Huffman Coding Huffman Coding Serial to Parallel Conversion 16MHz to 2MHz Decimation Serial to Parallel Conversion 16MHz to 2MHz Decimation Serial to Parallel Conversion 16MHz to 2MHz Decimation ADC Total Compress Ratio: from BO events. Accelerator Neutrino Events Supernova Data

June 2009, Wu Jinyuan, Fermilab MicroBooNe Design Review 15 Any Differences ? Raw With Dynamic Decimation

June 2009, Wu Jinyuan, Fermilab MicroBooNe Design Review 16 Summary Waveform digitization is a necessary readout approach for TPC detectors but it creates large volume of data. It is necessary to reduce data volume without losing useful information. Accelerator neutrino data is compressed using lossless Huffman Coding scheme, with a typical (1/10) reduction ratio. Dynamic Decimation and Huffman coding are applied to supernova data with a (1/60) to (1/100) total reduction ratio.

June 2009, Wu Jinyuan, Fermilab MicroBooNe Design Review 17 The End Thanks