G. RizzoMarch, 18 20111 TS resolution needed in L0 striplets Assume want to have a cut of 50 ns on offline time window (  t) to keep the occupancy <=

Slides:



Advertisements
Similar presentations
1 ACES Workshop, March 2011 Mark Raymond, Imperial College. Two-in-one module PT logic already have a prototype readout chip for short strips in hand CBC.
Advertisements

Digital Filtering Performance in the ATLAS Level-1 Calorimeter Trigger David Hadley on behalf of the ATLAS Collaboration.
MICE Fiber Tracker Electronics AFEII for MICE (Front end readout board) Recall: AFEs mount on ether side of the VLPC cass, with fibers going to the VLPCs.
MICE Workshop Sept 2004 AFEII for MICE Recall: AFEs mount on ether side of the VLPC cass, with fibers going to the VLPCs between them. AFE has 8 identical.
J. Estrada - Fermilab1 AFEII in the test cryostat at DAB J. Estrada, C. Garcia, B. Hoeneisen, P. Rubinov First VLPC spectrum with the TriP chip Z measurement.
SVT TDR meeting – March 30, 2012 List of peripheral blocks for SVT strip readout chips.
3/7/05A. Semenov Batch-by-Batch Intensity Monitor 1 Two-Channel Batch by Batch Intensity Monitor for Main Injector BBI.
The Transverse detector is made of an array of 256 scintillating fibers coupled to Avalanche PhotoDiodes (APD). The small size of the fibers (5X5mm) results.
Understanding ADC Specifications September Definition of Terms 000 Analogue Input Voltage Digital Output Code FS1/2.
NSW background studies Max Bellomo, Nektarios Benekos, Niels van Eldik, Andrew Haas, Peter Kluit, Jochen Meyer, Felix Rauscher 1.
14/02/2007 Paolo Walter Cattaneo 1 1.Trigger analysis 2.Muon rate 3.Q distribution 4.Baseline 5.Pulse shape 6.Z measurement 7.Att measurement OUTLINE.
LHCC Review, CERN, 19/10/99Paul Bright-Thomas, for Alan Watson 1 LVL1 Calorimeter Algorithm Updates Changes since the TDR: Greater “integration” of e/
B.Satyanarayana. B.Satyanarayana INO Weekly meeting June 8, Rise time: 2 to 3ns Pulse height: mV.
NA62 Gigatracker Working Group Meeting 23 March 2010 Massimiliano Fiorini CERN.
Vertex 2005, Nikko Manfred Pernicka, HEPHY Vienna 1.
FPCCD option Yasuhiro Sugimoto 2012/5/24 ILD 1.
Some thoughts on the New Small Wheel Trigger Issues V. Polychronakos, BNL 10 May,
Valerio Re, Massimo Manghisoni Università di Bergamo and INFN, Pavia, Italy Jim Hoff, Abderrezak Mekkaoui, Raymond Yarema Fermi National Accelerator Laboratory.
26 Apr 2009Paul Dauncey1 Digital ECAL: Lecture 2 Paul Dauncey Imperial College London.
LCFI meeting 19 th August 2008 TESTING OF CPR2A Mirek Havranek, Peter Murray, Konstantin Stefanov, Stephen Thomas.
SPIROC update Felix Sefkow Most slides from Ludovic Raux HCAL main meeting April 18, 2007.
3D Event reconstruction in ArgoNeuT Maddalena Antonello and Ornella Palamara 11 gennaio 20161M.Antonello - INFN, LNGS.
STAR J/  Trigger in dA Manuel Calderon for the Heavy-Flavor Group Trigger Workshop at BNL October 21, 2002.
DESY BT analysis - MPPC Saturation Correction - S. Uozumi Feb Sci-ECAL meeting 1.MPPC Gain Measurement (with LED data) 2.Inter-calibration of readout.
Feature Extractor Dima Chirkin, LBNL The future is here.
(s)T3B Update – Calibration and Temperature Corrections AHCAL meeting– December 13 th 2011 – Hamburg Christian Soldner Max-Planck-Institute for Physics.
1 Nick Sinev, ALCPG March 2011, Eugene, Oregon Investigation into Vertex Detector Resolution N. B. Sinev University of Oregon, Eugene.
-1-CERN (11/24/2010)P. Valerio Noise performances of MAPS and Hybrid Detector technology Pierpaolo Valerio.
CMS Upgrade Workshop - Fermilab Trigger Studies Using Stacked Pixel Layers Mark Pesaresi
Comparison of different chamber configurations for the high luminosity upgrade of M2R2 G. Martellotti - LNF - 13/03/2015 Roma1 + Alessia.
Status Report of the SVT external layers Lorenzo Vitale University and INFN Trieste.
FPGA based signal processing for the LHCb Vertex detector and Silicon Tracker Guido Haefeli EPFL, Lausanne Vertex 2005 November 7-11, 2005 Chuzenji Lake,
The BTeV Pixel Detector and Trigger System Simon Kwan Fermilab P.O. Box 500, Batavia, IL 60510, USA BEACH2002, June 29, 2002 Vancouver, Canada.
NOISE MEASUREMENTS ON CLICPIX AND FUTURE DEVELOPMENTS Pierpaolo Valerio.
Status of the measurement of K L lifetime - Data sample (old): ~ 440 pb -1 ( ) - MC sample: ~125 pb -1 ( mk0 stream ) Selection: standard tag (|
C.Beigbeder, D.Breton, M.El Berni, J.Maalmi, V.Tocut – LAL/In2p3/CNRS L.Leterrier, S. Drouet - LPC/In2p3/CNRS P. Vallerand - GANIL/CNRS/CEA SuperB -Collaboration.
Beam detectors in Au+Au run and future developments - Results of Aug 2012 Au+Au test – radiation damage - scCVD diamond detector with strip metalization.
DAQ and Trigger for HPS run Sergey Boyarinov JLAB July 11, Requirements and available test results 2. DAQ status 3. Trigger system status and upgrades.
 13 Readout Electronics A First Look 28-Jan-2004.
The design of fast analog channels for the readout of strip detectors in the inner layers of the SuperB SVT 1 INFN Sezione di Pavia I Pavia, Italy.
Feb C.Smith UVA EC energy calibration – g13 pass0 For pass0 data were cooked with CALDB calibration constants reset to nominal 10 channels / MeV.
DCH FEE STATUS Level 1 Triggered Data Flow FEE Implementation &
Frontend Electronic Update
V. Tocut, LAL/IN2P3 Orsay H. Lebbolo LPNHE/IN2P3 Paris
ETD meeting First estimation of the number of links
Digital readout architecture for Velopix
INFN Pavia and University of Bergamo
Preliminary considerations on the strip readout chip for SVT
CluTim Algorithm for Drift Chambers Readout Electronics
From SNATS to SCATS C. Beigbeder1, D. Breton1,F.Dulucq1, L. Leterrier2, J. Maalmi1, V. Tocut1, Ph. Vallerand3 1 : LAL Orsay, France (IN2P3 – CNRS) 2 :
AFE II Status First board under test!!.
The Silicon Drift Detector of the ALICE Experiment
DCH FEE 28 chs DCH prototype FEE &
L. Ratti, M. Manghisoni Università degli Studi di Pavia INFN Pavia
Analysis Test Beam Pixel TPC
Some basic ideas (not a solution)
Design of Digital Filter Bank and General Purpose Digital Shaper
Vertex 2005 November 7-11, 2005 Chuzenji Lake, Nikko, Japan
EMC Electronics and Trigger Review and Trigger Plan
A First Look J. Pilcher 12-Mar-2004
SVT detector electronics
SVT detector electronics
BESIII EMC electronics
Analog Front-end electronics for the outer layers of the SuperB SVT: design and expected performances Luca Bombelli1,2 on behalf of the SVT-SuperB Group.
V. Tocut, LAL/IN2P3 Orsay H. Lebbolo LPNHE/IN2P3 Paris
The CMS Tracking Readout and Front End Driver Testing
SVT detector electronics
Electronics for the PID
Fiber Optic Transciever Buffer
for BESIII MDC electronics Huayi Sheng
Presentation transcript:

G. RizzoMarch, TS resolution needed in L0 striplets Assume want to have a cut of 50 ns on offline time window (  t) to keep the occupancy <= 10% (2 MHz/striplet from background in LO) In BaBar the time window cut  t was 200 ns and the TS_clock (BCO) was 67 ns (15MHZ). Just estrapolating from this one could require a BCO clock at 60 MHz to reduce the time window cut to 50 ns. I tried to understand the width of the BaBar time window cut to see if we can accept a slower BCO. The following assumptions should be verified!

G. RizzoMarch, BaBar offline time window cut This time window  t depends on the resolution of the t0 of the SVT hits:  t0 –t0 is the corrected time of the SVT hit calculated from the timestamp (threshold crossing time) and the information on the pulse height (from TOT). –Two contribution to this t0 resolution Typical  t0 extracted from BaBar data (next slide)  t0 ~35ns for inner layers with 200 ns shaping time  t0 =50ns for outer layers with 400 ns shaping time In BaBar the time window cut was  t~4-5  t0 In BaBar  TS =67ns/sqrt(12)=19 ns and from data one can extract the contribution from TOT correction –  TOT_corr =30 ns for 200 ns shaping –  TOT_corr =46 ns for 400 ns shaping

G. RizzoMarch, BaBar data SVT hit Corrected_time_Phi The time of SVT phi hits relative to the event time. This time is corrected for time-walk and the relative DCH-SVT offset. One plot for each SVT layer. TS_clock=67 ns (15MHZ) L1-2-3 RMS~0.5*TS_clock~35ns L4-5 RMS~0.75*TS_clock~50ns

G. RizzoMarch, SuperB offline time window cut In SuperB, with 25 ns shaping in Layer0, the contribution of the TOT correction is probably very small  TOT_corr =5 ns (is this a reasonable scaling from BaBar? Need to be more conservative?) Assuming for SuperB a given TS_clock the SVT t0 resolution can be calculated from The TS_clock required to get 50 ns cut (>4-5  t0 ) is reported in this table. –TS_clock > 30MHz seems required. BCO (TS) f MHZT BCO (TS) TS resolution TS/sqrt(12) SuperB TOT correction resolution (with 25 ns shaping) SVT t0 resolution Time window cut = 50 ns Time window/t0 resolution E E E E E E E E E E E E E E E E E E E E E E E E E E E E E E+00

G. RizzoMarch, Analog info for SVT hits Analog info on pulse height is useful in SVT: –to improve spatial resolution w.r.t digital response –to correct timewalk and improve time resolution on SVT hits –to measure the dE/dx for low momentum tracks (high energy deposition --> high dynamic range required MIP) –Other less critical motivations Two options could be evaluated: –Time over threshold (as in BaBar) –Flash ADC (today not so difficult) Initial thoughts in next slides

G. RizzoMarch, Time over threshold (TOT) Assume shaping CR-RC 2 (as in the ATOM chips) with  p varying from 25 ns (L0) to 1 us (L4-5). Which TOT clock period is needed? –The ratio  p /T TOT will affect the spatial resolution and the SVT hit time resolution How many TOT bits do we need? –This determines the dynamic range with a given TOT clock –For pulse height of 10 MIPs TOT= 4.5  p Assume no saturation and theoretical TOT response!

G. RizzoMarch, Which time over threshold (TOT) clock? Spatial resolution From studies performed for BaBar TDR (BaBar Note-161): –Spatial resolution depend on the ratio between the shaping time  p and the TOT clock_period:  p /T TOT –The gre.ater is the ratio the more closely the time- over-threshold method should resemble a perfect analog readout. –With  p /T TOT =1 the resolution is already fairly good and there is a 20% improvement having this ratio =10. In Babar was = 3 in all layers. (skip control set T_TOT/T_TS) Lower limit on TOT clock frequency imposed from spatial resolution=1/  p –Huge variations among layers –L0=25 ns L1-3=50 ns, L4-5=1us shaping

G. RizzoMarch, Which time over threshold (TOT) clock? Dynamic Range (dE/dx) If we want to have a dynamic range of 10 MIPs (probably ok for dE/dx) the max TOT ~ 4.5  p With N bit the max value of TOT is 2 N TOT with N bits, with a given dynamic rage, imposes an upper limit on TOT clock freq. BaBar experience: F_TOT= 3 x1/tau_peek in all layers. This ratio is ok for resolution and dynamic range with 4 bits. In SuperB Layer0 TOT could be also 60 MHz (no dE/dx) –Is that ok for time walk correction? =3.56 with N=4 bits layer tau p ns Min TOT freq MHz (1/taup from spatial resolution )N bit Max TOT/tau p for 10 MIP Max freq TOT MHz (for dE/dx dynamic range req) F TOT MHz sugge sted from BaBar

G. RizzoMarch, Analog info with flash ADC Pros Better calibration w.r.t TOT(?) TOT clock is not needed (different among layers) Hit data is ready (pulse height info) at tau_peek while with TOT hit data is available later (for high ph ~ 10 MIP hit ready ~4xtau_peek Cons More difficult implementation? More space w.r.t the TOT logic? To have high dynamic range (10-15 MIP) with a reasonable resolution (0.2 MIP) ADC need 7 bits, while 4 bits are needed in TOT, assuming no deformation from logaritmic response of TOT vs charge. (worse resolution for high charge with TOT). N bit/hit (25-28) –7 strip addres, 9 TS, 1 data valid, 4 chip address, 4 TOT or 7 ADC –Larger (+15%) memories inside the chip (maybe even for Layer 0 this is not a big problem, still need to evaluate the area needed for buffers. NEED INPUTS FROM Pavio