Slide 1 SLIP 2004 Payman Zarkesh-Ha, Ken Doniger, William Loh, and Peter Bendix LSI Logic Corporation Interconnect Modeling Group February 14, 2004 Prediction.

Slides:



Advertisements
Similar presentations
Opportunities for Gigascale Integration in Three Dimensional Architectures James Joyner, Payman Zarkesh-Ha, Jeffrey Davis, and James Meindl Microelectronics.
Advertisements

Algorithm for Fast Statistical Timing Analysis Jakob Salzmann, Frank Sill, Dirk Timmermann SOC 2007, Nov ‘07, Tampere, Finland Institute of Applied Microelectronics.
-1- VLSI CAD Laboratory, UC San Diego Post-Routing BEOL Layout Optimization for Improved Time- Dependent Dielectric Breakdown (TDDB) Reliability Tuck-Boon.
Interconnect Complexity-Aware FPGA Placement Using Rent’s Rule G. Parthasarathy Malgorzata Marek-Sadowska Arindam Mukherjee Amit Singh University of California,
Materials for Lecture 11 Chapters 3 and 6 Chapter 16 Section 4.0 and 5.0 Lecture 11 Pseudo Random LHC.xls Lecture 11 Validation Tests.xls Next 4 slides.
Improving Placement under the Constant Delay Model Kolja Sulimma 1, Ingmar Neumann 1, Lukas Van Ginneken 2, Wolfgang Kunz 1 1 EE and IT Department University.
1 Worst-case Delay Analysis Considering the Variability of Transistors and Interconnects Takayuki Fukuoka, Tsuchiya Akira and Hidetoshi Onodera Kyoto University.
Peak Distortion ISI Analysis
Dynamic Tuning of the IEEE Protocol to Achieve a Theoretical Throughput Limit Frederico Calì, Marco Conti, and Enrico Gregori IEEE/ACM TRANSACTIONS.
Descriptive statistics Experiment  Data  Sample Statistics Sample mean Sample variance Normalize sample variance by N-1 Standard deviation goes as square-root.
Statistical Crosstalk Aggressor Alignment Aware Interconnect Delay Calculation Supported by NSF & MARCO GSRC Andrew B. Kahng, Bao Liu, Xu Xu UC San Diego.
Statistics & Modeling By Yan Gao. Terms of measured data Terms used in describing data –For example: “mean of a dataset” –An objectively measurable quantity.
Study of Floating Fill Impact on Interconnect Capacitance Andrew B. Kahng Kambiz Samadi Puneet Sharma CSE and ECE Departments University of California,
On Modeling and Sensitivity of Via Count in SOC Physical Implementation Kwangok Jeong Andrew B. Kahng.
Dirk Stroobandt Ghent University Electronics and Information Systems Department A Priori System-Level Interconnect Prediction The Road to Future Computer.
University of Toronto Pre-Layout Estimation of Individual Wire Lengths Srinivas Bodapati (Univ. of Illinois) Farid N. Najm (Univ. of Toronto)
Circuit Performance Variability Decomposition Michael Orshansky, Costas Spanos, and Chenming Hu Department of Electrical Engineering and Computer Sciences,
ISPD 2000, San DiegoApr 10, Requirements for Models of Achievable Routing Andrew B. Kahng, UCLA Stefanus Mantik, UCLA Dirk Stroobandt, Ghent.
Ryan Kastner ASIC/SOC, September Coupling Aware Routing Ryan Kastner, Elaheh Bozorgzadeh and Majid Sarrafzadeh Department of Electrical and Computer.
Interconnect Implications of Growth-Based Structural Models for VLSI Circuits* Chung-Kuan Cheng, Andrew B. Kahng and Bao Liu UC San Diego CSE Dept.
Statistical Gate Delay Calculation with Crosstalk Alignment Consideration Andrew B. Kahng, Bao Liu, Xu Xu UC San Diego
Cost-Based Tradeoff Analysis of Standard Cell Designs Peng Li Pranab K. Nag Wojciech Maly Electrical and Computer Engineering Carnegie Mellon University.
7/13/ EE4271 VLSI Design VLSI Routing. 2 7/13/2015 Routing Problem Routing to reduce the area.
Noise and Delay Uncertainty Studies for Coupled RC Interconnects Andrew B. Kahng, Sudhakar Muddu † and Devendra Vidhani ‡ UCLA Computer Science Department,
A Methodology for Interconnect Dimension Determination By: Jeff Cobb Rajesh Garg Sunil P Khatri Department of Electrical and Computer Engineering, Texas.
1 Coupling Aware Timing Optimization and Antenna Avoidance in Layer Assignment Di Wu, Jiang Hu and Rabi Mahapatra Texas A&M University.
Written By: Kris Tiri and Ingrid Verbauwhede Presented By: William Whitehouse.
Channel Width Reduction Techniques for System-on-Chip Circuits in Field-Programmable Gate Arrays Marvin Tom University of British Columbia Department of.
An Efficient Clustering Algorithm For Low Power Clock Tree Synthesis Rupesh S. Shelar Enterprise Microprocessor Group Intel Corporation, Hillsboro, OR.
1 Wire Length Prediction-based Technology Mapping and Fanout Optimization Qinghua Liu Malgorzata Marek-Sadowska VLSI Design Automation Lab UC-Santa Barbara.
Kwangsoo Han, Andrew B. Kahng, Hyein Lee and Lutong Wang
"A probabilistic approach to clock cycle prediction" A probabilistic approach to clock cycle prediction J. Dambre, D. Stroobandt and J. Van Campenhout.
Impact of Interconnect Architecture on VPSAs (Via-Programmed Structured ASICs) Usman Ahmed Guy Lemieux Steve Wilton System-on-Chip Lab University of British.
Georgia Institute of Technology, Microelectronics Research Center Prediction of Interconnect Fan-out Distribution Using Rent’s Rule Payman Zarkesh-Ha,
Congestion Estimation and Localization in FPGAs: A Visual Tool for Interconnect Prediction David Yeager Darius Chiu Guy Lemieux The University of British.
Chapter 10 Verification and Validation of Simulation Models
Radhamanjari Samanta *, Soumyendu Raha * and Adil I. Erzin # * Supercomputer Education and Research Centre, Indian Institute of Science, Bangalore, India.
1 Interconnect/Via. 2 Delay of Devices and Interconnect.
On the Assumption of Normality in Statistical Static Timing Analysis Halim Damerdji, Ali Dasdan, Santanu Kolay February 28, 2005 PrimeTime Synopsys, Inc.
LEMAR: A Novel Length Matching Routing Algorithm for Analog and Mixed Signal Circuits H. Yao, Y. Cai and Q. Gao EDA Lab, Department of CS, Tsinghua University,
1 CLUSTER VALIDITY  Clustering tendency Facts  Most clustering algorithms impose a clustering structure to the data set X at hand.  However, X may not.
ETHEM ALPAYDIN © The MIT Press, Lecture Slides for.
Probability and Distributions. Deterministic vs. Random Processes In deterministic processes, the outcome can be predicted exactly in advance Eg. Force.
"Fast estimation of the partitioning Rent characteristic" Fast estimation of the partitioning Rent characteristic using a recursive partitioning model.
SPI-07 – May 14, 2007 Spice-Accurate SystemC Macromodels of Noisy on-Chip Communication Channels Alessandro Bogliolo University.
Machine Learning 5. Parametric Methods.
Network and Systems Laboratory nslab.ee.ntu.edu.tw Yipeng Zhou, Dah Ming Chiu, and John C.S. Lui Information Engineering Department The Chinese University.
Pre-layout prediction of interconnect manufacturability Phillip Christie University of Delaware USA Jose Pineda de Gyvez Philips Research Laboratories.
Penn ESE370 Fall Townley & DeHon ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 13: October 3, 2012 Layout and.
-1- Delay Uncertainty and Signal Criticality Driven Routing Channel Optimization for Advanced DRAM Products Samyoung Bang #, Kwangsoo Han ‡, Andrew B.
Dynamic Bandwidth Reservation in Cellular Networks Using Road Topology Based Mobility Predictions InfoCom 2004 Speaker : Bo-Chun Wang
Dirk Stroobandt Ghent University Electronics and Information Systems Department Multi-terminal Nets do Change Conventional Wire Length Distribution Models.
EE4271 VLSI Design VLSI Channel Routing.
ETHEM ALPAYDIN © The MIT Press, Lecture Slides for.
Prediction of Interconnect Net-Degree Distribution Based on Rent’s Rule Tao Wan and Malgorzata Chrzanowska- Jeske Department of Electrical and Computer.
Worst Case Crosstalk Noise for Nonswitching Victims in High-Speed Buses Jun Chen and Lei He.
Topics SRAM-based FPGA fabrics: Xilinx. Altera..
ETM 607 – Spreadsheet Simulations
Break and Noise Variance
Revisiting and Bounding the Benefit From 3D Integration
Defect Tolerance for Nanocomputer Architecture
Jason Cong, David Zhigang Pan & Prasanna V. Srinivas
Chapter 10 Verification and Validation of Simulation Models
Machine Learning Today: Reading: Maria Florina Balcan
Hyperparameters, bias-variance tradeoff, validation
Summary Current density in a signal line was estimated, based on the simple circuit shown in Fig.1. This circuit is scaled down according to ITRS 2003.
Puneet Gupta1 , Andrew B. Kahng1 , Youngmin Kim2, Dennis Sylvester2
EE4271 VLSI Design, Fall 2016 VLSI Channel Routing.
Applications of GTX Y. Cao, X. Huang, A.B. Kahng, F. Koushanfar, H. Lu, S. Muddu, D. Stroobandt and D. Sylvester Abstract The GTX (GSRC Technology Extrapolation)
Jason Cong, David Zhigang Pan & Prasanna V. Srinivas
Presentation transcript:

Slide 1 SLIP 2004 Payman Zarkesh-Ha, Ken Doniger, William Loh, and Peter Bendix LSI Logic Corporation Interconnect Modeling Group February 14, 2004 Prediction of Interconnect Adjacency Distribution: Derivation, Validation, and Applications

Slide 2 SLIP 2004 Outline  Motivation  Interconnect Adjacency Model  Derivation  Validation  Applications  Conclusion

Slide 3 SLIP 2004 Effect of Geometry on Capacitance Line Capacitance [fF/  m] Ref. -26% -51% +80% +42%

Slide 4 SLIP 2004  How to choose the geometry for system level modeling of interconnect capacitance:  A real system is a mix of many cases.  A statistical approach is required to predict the capacitance distribution more realistically. Motivation  We will derive the interconnect geometry distribution that produces circuit variations.

Slide 5 SLIP 2004 Outline  Motivation  Interconnect Adjacency Model  Derivation  Validation  Applications  Conclusion

Slide 6 SLIP 2004  Wire placement in a random logic network is complex and irregular enough to be modeled by a probability distribution involving “coin flipping”.  Average channel utilization, p, is known. Assumptions

Slide 7 SLIP 2004 What is Adjacency? Interconnect adjacency is the fractional length of an interconnect that possesses neighbors at minimum spacing.

Slide 8 SLIP 2004 Routing Channel Definitions Grid Empty space Interconnect Window Victim Line

Slide 9 SLIP 2004 Simple Case: Unit Length System Window of size n=9 Bernoulli Distribution n = total number of grids k = number of filled grids p = probability of filling

Slide 10 SLIP 2004 Realistic System  Wires are random length (not all unit length).  Window size, n, is not constant anymore.  Wires may cross window boundaries. Derivation details available in the paper.

Slide 11 SLIP 2004  Average channel utilization, p.  Minimum and maximum segment length.  Grid size.  Segment length distribution.  Can be derived from Rent’s rule by partitioning.  Can be fit empirically. Model Input

Slide 12 SLIP 2004 M2 Segment Length Distribution Technology = 130nm Metal layer = M2 Min wire length = 1.0  m Max wire length = 100  m

Slide 13 SLIP 2004 Other Segment Length Distribution

Slide 14 SLIP 2004 Outline  Motivation  Interconnect Adjacency Model  Derivation  Validation  Applications  Conclusion

Slide 15 SLIP % 50% 100% 150% 200% % 50% 100% 150% 200% Real Data Model Comparison with Actual Data PDF Channel utilization = 40% Min wire length = 1.0  m Max wire length = 100  m Grid size = 0.01  m Metal layer = M2 Technology = 130 nm Adjacency Probability Density Function Adjacency Probability Density Function 100% 200% 100% 200%

Slide 16 SLIP 2004 Comparison with Actual Data CDF

Slide 17 SLIP 2004 Comparison with Actual Data CDF Metal layer = M4 Channel utilization = 42% Gate pitch = 1.0  m Max wire length = 150  m Grid size = 0.01  m Metal layer = M3 Channel utilization = 50% Gate pitch = 1.0  m Max wire length = 150  m Grid size = 0.01  m

Slide 18 SLIP 2004 Sensitivity to Length Distribution Change in  Change in l max

Slide 19 SLIP 2004 Adjacency Distribution Change with p

Slide 20 SLIP 2004 Outline  Motivation  Interconnect Adjacency Model  Derivation  Validation  Applications  Conclusion

Slide 21 SLIP 2004 Statistical Crosstalk Analysis

Slide 22 SLIP 2004 Sensitivity Analysis Adjacency = 0% Adjacency = 200%

Slide 23 SLIP 2004 Interconnect Statistical Reference M3 M4 M2

Slide 24 SLIP 2004 Outline  Motivation  Interconnect Adjacency Model  Derivation  Validation  Applications  Conclusion

Slide 25 SLIP 2004 Conclusions  Compact model for Interconnect Adjacency Distribution for random logic networks is derived.  The model uses only system level generic parameters such as segment length distribution and channel utilization. This enables us to predict future system level performance.  Comparison to product data confirms the accuracy of the model.  Some possible applications of the adjacency are proposed.

Slide 26 SLIP 2004 We acknowledge Ralph Iverson from Magma Design Automation for his generous support in the extraction of the real data. Acknowledgement