Synthesis of Biochemical Applications on Digital Microfluidic Biochips with Operation Variability Mirela Alistar, Elena Maftei, Paul Pop, Jan Madsen.

Slides:



Advertisements
Similar presentations
NCKU CSIE EDALAB Shang-Tsung Yu, Sheng-Han Yeh, and Tsung-Yi Ho Electronic Design Automation Laboratory.
Advertisements

Optimal Testing of Digital Microfluidic Biochips: A Multiple Traveling Salesman Problem R. Garfinkel 1, I.I. Măndoiu 2, B. Paşaniuc 2 and A. Zelikovsky.
Parametric Throughput Analysis of Synchronous Data Flow Graphs
Droplet-Aware Module-Based Synthesis for Fault-Tolerant Digital Microfluidic Biochips Elena Maftei, Paul Pop, and Jan Madsen Technical University of Denmark.
Circuit Retiming with Interconnect Delay CUHK CSE CAD Group Meeting One Evangeline Young Aug 19, 2003.
1 of 30 June 14, 2000 Scheduling and Communication Synthesis for Distributed Real-Time Systems Paul Pop Department of Computer and Information Science.
Process Scheduling for Performance Estimation and Synthesis of Hardware/Software Systems Slide 1 Process Scheduling for Performance Estimation and Synthesis.
1 of 14 1 Fault-Tolerant Embedded Systems: Scheduling and Optimization Viacheslav Izosimov, Petru Eles, Zebo Peng Embedded Systems Lab (ESLAB) Linköping.
Scheduling with Optimized Communication for Time-Triggered Embedded Systems Slide 1 Scheduling with Optimized Communication for Time-Triggered Embedded.
1 of 16 March 30, 2000 Bus Access Optimization for Distributed Embedded Systems Based on Schedulability Analysis Paul Pop, Petru Eles, Zebo Peng Department.
1 of 14 1 Scheduling and Optimization of Fault- Tolerant Embedded Systems Viacheslav Izosimov Embedded Systems Lab (ESLAB) Linköping University, Sweden.
1 of 14 1 / 18 An Approach to Incremental Design of Distributed Embedded Systems Paul Pop, Petru Eles, Traian Pop, Zebo Peng Department of Computer and.
Sensitivity Analysis A systematic way of asking “what-if” scenario questions in order to understand what outcomes could possibly occur that would affect.
Tabu Search-Based Synthesis of Dynamically Reconfigurable Digital Microfluidic Biochips Elena Maftei, Paul Pop, Jan Madsen Technical University of Denmark.
Tradeoff Analysis for Dependable Real-Time Embedded Systems during the Early Design Phases Junhe Gan.
String Matching. Problem is to find if a pattern P[1..m] occurs within text T[1..n] Simple solution: Naïve String Matching –Match each position in the.
NCKU CSIE EDALAB Department of Computer Science and Information Engineering National Cheng Kung University Tainan, Taiwan Tsung-Wei.
Recent Research and Emerging Challenges in the System-Level Design of Digital Microfluidic Biochips Paul Pop, Elena Maftei, Jan Madsen Technical University.
Leslie Luyt Supervisor: Dr. Karen Bradshaw 2 November 2009.
1 of 14 1/15 Synthesis-driven Derivation of Process Graphs from Functional Blocks for Time-Triggered Embedded Systems Master thesis Student: Ghennadii.
Feedback Control for the Programmable Cell Culture Chip “ProCell” Felician Ștefan Blaga Supervisor: Paul Pop (DTU Informatics) Co-supervisors: Wajid Minhass.
Energy/Reliability Trade-offs in Fault-Tolerant Event-Triggered Distributed Embedded Systems Junhe Gan, Flavius Gruian, Paul Pop, Jan Madsen.
1 Nasser Alsaedi. The ultimate goal for any computer system design are reliable execution of task and on time delivery of service. To increase system.
Analysis and Optimization of Mixed-Criticality Applications on Partitioned Distributed Architectures Domițian Tămaș-Selicean, Sorin Ovidiu Marinescu and.
Exact routing for digital microfluidic biochips with temporary blockages OLIVER KESZOCZE ROBERT WILLE ROLF DRECHSLER ICCAD’14.
1. Placement of Digital Microfluidic Biochips Using the T-tree Formulation Ping-Hung Yuh 1, Chia-Lin Yang 1, and Yao-Wen Chang 2 1 Dept. of Computer Science.
Task Graph Scheduling for RTR Paper Review By Gregor Scott.
Reliability-Oriented Broadcast Electrode- Addressing for Pin-Constrained Digital Microfluidic Biochips Department of Computer Science and Information Engineering.
Accommodating Bursts in Distributed Stream Processing Systems Yannis Drougas, ESRI Vana Kalogeraki, AUEB
Fast Online Synthesis of Generally Programmable Digital Microfluidic Biochips Dan Grissom and Philip Brisk University of California, Riverside CODES+ISSS.
Sets of Digital Data CSCI 2720 Fall 2005 Kraemer.
1 of 16 April 25, 2006 System-Level Modeling and Synthesis Techniques for Flow-Based Microfluidic Large-Scale Integration Biochips Contact: Wajid Hassan.
Sensitivity Analysis A systematic way of asking “what-if” scenario questions in order to understand what outcomes could possibly occur that would effect.
Cooperative Robotics and Sensor Networks Isaac Rieksts My web site
Wajid Minhass, Paul Pop, Jan Madsen Technical University of Denmark
Synthesis of Communication Schedules for TTEthernet-based Mixed-Criticality Systems Domițian Tămaș-Selicean 1, Paul Pop 1 and Wilfried Steiner 2 1 Technical.
ILP-Based Synthesis for Sample Preparation Applications on Digital Microfluidic Biochips ABHIMANYU YADAV, TRUNG ANH DINH, DAIKI KITAGAWA AND SHIGERU YAMASHITA.
Synthesis of Digital Microfluidic Biochips with Reconfigurable Operation Execution Elena Maftei Technical University of Denmark DTU Informatics
Task Mapping and Partition Allocation for Mixed-Criticality Real-Time Systems Domițian Tămaș-Selicean and Paul Pop Technical University of Denmark.
Synthesis of Reliable Digital Microfluidic Biochips using Monte Carlo Simulation Elena Maftei, Paul Pop, Florin Popenţiu Vlădicescu Technical University.
Routing-Based Synthesis of Digital Microfluidic Biochips Elena Maftei, Paul Pop, Jan Madsen Technical University of Denmark CASES’101Routing-Based Synthesis.
Optimization of Time-Partitions for Mixed-Criticality Real-Time Distributed Embedded Systems Domițian Tămaș-Selicean and Paul Pop Technical University.
1 Placement-Aware Architectural Synthesis of Digital Microfluidic Biochips using ILP Elena Maftei Institute of Informatics and Mathematical Modelling Technical.
CHaRy Software Synthesis for Hard Real-Time Systems
3.3 Fundamentals of data representation
Top 50 Data Structures Interview Questions
Data Structure Interview Question and Answers
Prabhat Kumar Saraswat Paul Pop Jan Madsen
Lecture – 2 on Data structures
Paul Pop, Petru Eles, Zebo Peng
Architecture Synthesis for Cost Constrained Fault Tolerant Biochips
Elena Maftei Technical University of Denmark DTU Informatics
Course Description Algorithms are: Recipes for solving problems.
Applying Logic Synthesis for Speeding Up SAT
Fault and Energy Aware Communication Mapping with Guaranteed Latency for Applications Implemented on NoC Sorin Manolache, Petru Eles, Zebo Peng {sorma,
Fault-Tolerant Architecture Design for Flow-Based Biochips
Objective of This Course
Microfluidic Biochips
A Simulator to Study Virtual Memory Manager Behavior
Aiman H. El-Maleh Sadiq M. Sait Syed Z. Shazli
Market-based Dynamic Task Allocation in Mobile Surveillance Systems
Evaluation of UMD Object Tracking in Video
CSCE 3110 Data Structures & Algorithm Analysis
CSCE 3110 Data Structures & Algorithm Analysis
Course Description Algorithms are: Recipes for solving problems.
CSCE 3110 Data Structures & Algorithm Analysis
CS203 Lecture 15.
Communication Driven Remapping of Processing Element (PE) in Fault-tolerant NoC-based MPSoCs Chia-Ling Chen, Yen-Hao Chen and TingTing Hwang Department.
Algorithm Course Algorithms Lecture 3 Sorting Algorithm-1
Anand Bhat*, Soheil Samii†, Raj Rajkumar* *Carnegie Mellon University
Presentation transcript:

Synthesis of Biochemical Applications on Digital Microfluidic Biochips with Operation Variability Mirela Alistar, Elena Maftei, Paul Pop, Jan Madsen Technical University of Denmark, Lyngby

Biochips Test tubes Robotics Microfluidics Automation Integration Miniaturization Test tubes Automation Integration Miniaturization Robotics Automation Integration Miniaturization Microfluidics Slide source: Krish Chakrabarty, Duke University

Biochip Architecture Photo- diode Input port Output port S3: Serum Droplet Photo- diode Input port Output port S3: Serum B1: NaOH R1: Glucose oxidase R2: Lactate oxidase B2: NaOH Droplet Top plate Bottom plate Ground electrode Control electrodes Insulators Filler fluid Fara EWOD .... right-left coordinate Video source: Duke University

Synthesis: Main design tasks Allocation Binding Operation Area Time (s) Mix 2x5 2 2x4 3 1x3 5 3x3 7 2x2 10 Sensing 1x1 Placement Scheduling sensor (S1) M1 M3 M5 2 4 5 8 We want to build an implementation that can run a biochemical application captured by the graph in the right on a given biochip array here in the left. M1 O1 M2 O2 M3 O3 M4 O5 M5 O6 E. Maftei, P. Pop, J. Madsen, “Tabu search-based synthesis of dynamically reconfigurable digital microfluidic biochips”, 2009

Synthesis: Main design tasks Allocation Binding Operation Area Time (s) Mix 2x5 2 2x4 3 1x3 5 3x3 7 2x2 10 Sensing 1x1 E. Maftei, P. Pop, J. Madsen, “Tabu search-based synthesis of dynamically reconfigurable digital microfluidic biochips”, 2009 Placement Scheduling sensor (S1) M1 M3 M5 2 4 5 8 In our group we have addressed these tasks and we have proposed synthesis strategies for the case where operations are perfect without faults. And this synthesis has been reported M1 O1 M2 O2 M3 O3 M4 O5 M5 O6 E. Maftei, P. Pop, J. Madsen, “Tabu search-based synthesis of dynamically reconfigurable digital microfluidic biochips”, 2009

Motivation: Fault Types of faults Permanent Parametric T. Xu, K. Chakrabarty, “Functional testing of microfluidic biochips”, 2007 Parametric Malfunctioning during runtime Faulty operations, ex: unbalanced split High sensitivity to volume variations +- 2% precision for microdialysis +- 10% precision for drug discovery However faults can happen during the application. We focus on the parametric faults. Parametric – Rosu – bullet roz – done In loc de Solved … pun tot reference-ul – done Types of FAULTS not FAULT - done Motivation: Fault, cu F mare – done Fara maximum k faults – done T. Xu, K. Chakrabarty, “Functional testing of digital microfluidic biochips”, 2007

Recovery Mechanism SPLIT operation Transport to sensor SENSING operation OK OR MERGE operation (Re) SPLIT Detection Mix 2 4.1 Split 3 Recovery Sensing fault OK 7 Merge 5.1 6.1 4.2 Mix Split Fara k times – done Fara - Go to 1 – done 4.2 Split 4.1 Split 7 Merge 2 - Mix 3-Sensing t t+tmix

Problem Formulation Given Determine Fault model Biochip architecture k = Maximum number of faults that can occur (given by the designer) Biochip architecture Application Module library Determine Fault-tolerant implementation Minimized worst-case completion time k = Maximum no of faults that can occur in the application (given by the designer)

Fault-Tolerant Synthesis Strategy Allocation Binding Placement Fault-Tolerant Scheduling Techniques Straightforward Scheduling (SS) Fault-Tolerant Scheduling (FTS) E. Maftei, 2009 List scheduling For allocation, B and P we use our previous approach which does not take in account faults Straightforward … Techniques - done Only for the scheduling we take in account faults and we propose 2 fault- tolerant techniques. A scheduling pb is a NP problem and our techniques are based on the good quality heuristic name List Scheduling. E. Maftei, P. Pop, Jan Madsen, “Tabu search-based synthesis of dynamically reconfigurable digital microfluidic biochips”, 2009

Scheduling 2 M1 M2 M3 M4 M5 Here we depict the schedule with a timeline in seconds

Scheduling 2 M1 M2 O2 M3 O3 M4 M5 M2 M3

Scheduling 2 4 5 M1 M2 O2 M3 O3 M4 M5 M1 M3

Scheduling 2 4 5 M1 O1 M2 O2 M3 O3 M4 M5 O4 M1 M3

Scheduling 2 4 5 M1 O1 M2 O2 M3 O3 M4 M5 M3 M5

Scheduling 2 4 5 M1 O1 M2 O2 M3 O3 M4 M5 M5 M4

Scheduling 2 4 5 8 M1 O1 M2 O2 M3 O3 M4 O5 M5 O6 M5 M4

Scheduling 2 4 5 7 M1 O1 M2 O2 M3 O3 M4 O5 M5 O6 M5 M4

Scheduling O7 2 4 5 7 8 O1 O2 O3 O5 O6 M5 M4 M1 M2 M3 M4 M5 2 4 5 7 8 M1 O1 M2 O2 O7 M3 O3 M4 O5 M5 O6 M5 Callout : Does not take in account faults M4

Straightforward Scheduling (SS) After each SPLIT insert enough SLACK to recover tslack = k x (tsensing + tmerge + tsplit) O7 O4 K = 2 mare undeva We assume the designer gives the maximum number of faults. We know that they are 2 faults .. and we do not know where they will happen so we have to assume the worst scenario. For SS we assume that 2 faults happen in O4 and SS Schedule for k = 2

Fault-Tolerant Scheduling (FTS) Generate a FT Graph Capture all possible fault scenarios Schedule each individual scenario At runtime activate the corresponding schedule OK fault fault k = 1 FTS is based on a FT Graph which captures all possible fault scenarios. Highlight the scenario FAULT scenarios in text F OK

SS vs FTS k = 2 This is inefficient Tolerates 4 faults, 2 in O4, 2 in O7 O4 O7 k = 2 SS Schedule Actual scenario: 1 fault in O4, 1 in O7 Callout-urile langa ele mutate SPLIT-uri lipsuri K = 2 … proeminent mare cu fulgere Tolerates 4 faults instead of worst case scenario 2 faults in O4, 2 faults in O7 This is inefficient Instead of actual fault scenario … put Schedule for one fault in O4 and one in O7 This is one of the scenario .. another one can be … click These are the longest length schedules FTS Schedule for faults in O4 and O7

SS vs FTS k = 2 Tolerates 4 faults, 2 in O4, 2 in O7 Actual scenario: SS Schedule Actual scenario: 2 faults in O7 Callout-urile langa ele mutate SPLIT-uri lipsuri K = 2 … proeminent mare cu fulgere Tolerates 4 faults instead of worst case scenario 2 faults in O4, 2 faults in O7 This is inefficient Instead of actual fault scenario … put Schedule for one fault in O4 and one in O7 This is one of the scenario .. another one can be … click These are the longest length schedules FTS Schedule for 2 faults, both in O7

Experimental results Nodes Area s k = 2 k = 3 k = 4 k = 5 10 6x6 1 46 Comparison of SS and FTS length Nodes Area s k = 2 SS FTS k = 3 k = 4 k = 5 SS FTS 10 6x6 1 46 41 56 66 51 76 53 20 8x8 2 37 29 47 36 57 67 30 8x12 3 40 55 70 85 10x8 33 48 38 58 68 45 50 44 43 73 49 87 60 12x10 4 59 65 79 52 10x12 82 63 102 122 74 IVD (25) 10x10 31 61 PRT (134) 15x15 6 88 114 145 176 84 Real-time Name the table : comparison of SS and FTS Nr the noduri pentru IVD and PRT Skip the second set of experiments 2 bullets cu concluziile - creste cu numarul de fautluri diferenta - am obtinut 54 (uc rosu) si subliniat in tabel cazul specific FTS has better completion time than SS as k increases For k = 5, we obtained an average improvement of 52.4%, lowest result: 11.8%, best: 109.5%

Conclusions Biochemical Applications are sensitive to faults Faults can no longer be ignored Fault model for SPLIT operation Detection : SENSING Recovery: MERGE + ReSPLIT Fault-tolerant Synthesis Allocation, Binding, Placement E. Maftei, 2009 Scheduling Straightforward (SS) Simple Makes pessimistic assumptions about fault occurences Fault-tolerant (FTS) Based on FT graph model Takes into account the actual fault pattern SS - Simple - Make pesimistic assumptions about fault occurence FTS - based on FT graph model - takes into account actual fault occurrence pattern