JADDO N 32-LVDS 47-LVTTL 18-LVTTL Virtex4 (LX40) EtraxF S SDRA M Optical link TLK2501 DSP (TS201) Data/Addr 2-LinkPorts (full duplex) HPTDC Optiona l PAPA.

Slides:

Advertisements

Similar presentations

Uli Schäfer 1 Ethernet-driven control and data acquisition scheme for the Timepix-based TPC readout R. Degele, C. Kahra, U. Schäfer, M.Zamrowski Univ.

Advertisements

Network Wiring & Devices Geert Jan de Groot. Network Wiring Half/full duplex Ethernet Network Wiring Autonegotiation Structured wiring Optics Your questions.

1 Fault-Tolerant Computing Systems #6 Network Reliability Pattara Leelaprute Computer Engineering Department Kasetsart University

1 Design of the Front End Readout Board for TORCH Detector 10, June 2010.

Huazhong Normal University (CCNU) Dong Wang.  Introduction to the Scalable Readout System  MRPC Readout Specification  Application of the SRS to CMB-MRPC.

Nectar F2F, Barcelona /23/2015K.-H. Sulanke, DESY1 The Digital Trigger Backplane Rev. 2 power ethernet Frontend board connector L0 in /out and...

Proposal for read-out of Forward Detector straw tubes PANDA DAT requirements General layout Prototypes M. Idzik, M. Kajetanowicz, K.Korcyl, G. Korcyl,

TRIGGER-LESS AND RECONFIGURABLE DATA ACQUISITION SYSTEM FOR POSITRON EMISSION TOMOGRAPHY Grzegorz Korcyl 2013.

Network Communications: Chapter 3 Introduction to Computer Architecture.

MAPS readout Systems Christoph Schrader Dresden

PHENIX upgrade DAQ Status/ HBD FEM experience (so far) The thoughts on the PHENIX DAQ upgrade –Slow download HBD test experience so far –GTM –FEM readout.

Institute for Nuclear Physics, University of Frankfurt 1 A concept for the MVD-DAQ C.Schrader, S. Amar-Youcef, N. Bialas, M. Deveaux, I.Fröhlich, J. Michel,

C.Schrader; Oct 2008, CBM Collaboration Meeting, Dubna, Russia R/O concept of the MVD demonstrator C.Schrader, S. Amar-Youcef, A. Büdenbender, M. Deveaux,

Leo Greiner IPHC DAQ Readout for the PIXEL detector for the Heavy Flavor Tracker upgrade at STAR.

Status of Global Trigger Global Muon Trigger Sept 2001 Vienna CMS-group presented by A.Taurok.

Link Layer Review CS244A Winter 2008 March 7, 2008 Ben Nham.

9/25/08J. Lajoie - Muon Trigger Upgrade Review1 Muon Trigger Upgrade LL1 Electronics Iowa State University John Lajoie Cesar Luiz daSilva Todd Kempel Andy.

US CMS DOE/NSF Review, May Cal. Trig. 4 Gbaud Copper Link Cards & Serial Link Test Card - U. Wisconsin Compact Mezzanine Cards for each Receiver.

SRS Trigger Processor Option Status and Plans Sorin Martoiu (IFIN-HH)

W. Smith, U. Wisconsin, US CMS DOE/NSF Review, September 2004 Trigger Report - 1 CSC Trigger Muon Port Card & Sector Processor in production Mezzanine.

Electronic developments for the HADES RPC wall: overview and progress

W. Smith, U. Wisconsin, US CMS DOE/NSF Review, May, 2004 Trigger Report - 1 CSC on-detector peripheral crate SBS VME Controller Muon Port Card: Output.

FEC features and an application exampleRD-51 WG5 meeting, CERN, Feb FEC: features and an application example J. Toledo Universidad.

Grzegorz Korcyl - Jagiellonian University, Kraków Grzegorz Korcyl – PANDA TDAQ Workshop, Giessen April 2010.

STT read-out concepts Detectors requirements and layout Read-out concepts Developments of Analog FE and Digital Boards STS el. group : INFN, FZ Juelich,

The Slow Control System of the HADES RPC Wall Alejandro Gil on behalf of the HADES RPC group IFIC (Centro Mixto UV-CSIC) Valencia, 46071, Spain IEEE-RT2009.

Application Examples – (C)WDM Fiber Accessories Riedel solutions for broadcast applications 1 Application Examples – (C)WDM Fiber Accessories.

Testing Setup Top dark box : Avalanche LED driver, 100ps pulse jitter, Fast response LED Triggering from generator Optical Fibre Bottom Box MCP, TORCH.

Global Trigger Upgrades for SLHC Vienna, Global Trigger Group A.Taurok, C.-E. Wulz SLHC Workshop, FNAL, 19 Nov

April 2006 CD1 Review NOvA DAQ 642, hits/sec avg. 20,088 Front-End Boards (~ 3 MByte/sec data rate per FEB) 324 Data Combiner Modules,

E. Hazen1 MicroTCA for HCAL and CMS Review / Status E. Hazen - Boston University for the CMS Collaboration.

Michael Traxler, GSI1 DAQ: Status of Upgrade / Tasks Outline Overview of DAQ Upgrade –Motivation –Architecture –Projects / People –Hardware:

Eric Hazen1 Ethernet Readout With: E. Kearns, J. Raaf, S.X. Wu, others... Eric Hazen Boston University.

Michael Traxler, GSI1 HADES Data Acquisition Upgrade Overview and Status Outline Motivation / Aim DAQ-Projects –TRB, RPC, MDC, TOF, RICH,Shower,

Michael Traxler, GSI1 DAQ: Status of Upgrade Outline EU-Contract and BMBF money Readout and IPU-boards –MU V2 –TOF-Readout and IPU TRB V2 –Test-Board.

Track Sorter Slave chip TSS ASICs TSM: 3 pASICs TRACO ASICs.

After 7.1 Last modified

T. Gorski, et al., U. Wisconsin, April 28, 2010 SHLC RCT MicroTCA Development - 1 SLHC Cal Trigger Upgrade SLHC Regional Calorimeter Trigger MicroTCA Development.

E. Hazen -- Upgrade Week1 MicroTCA Common Platform For CMS Working Group E. Hazen - Boston University for the CMS Collaboration.

DAQ / Trigger Card for HCAL SLHC Readout E. Hazen - Boston University

Configuration and local monitoring

CASE(READ TO SEE IF THE CASE COMES WITH A POWER SUPPLY)

The Data Handling Hybrid

Optohybrid V2 design status

Beam detectors performance during the Au+Au runs in HADES

HADES collaboration meeting XXIII GSI, Darmstadt

E. Hazen - Back-End Report

ECAL Front-end development

AMC13 Status Report AMC13 Update.

L1Calo Phase-1 architechure

96-channel, 10-bit, 20 MSPS ADC board with Gb Ethernet optical output

Update on CSC Endcap Muon Port Card

DHH progress report Igor Konorov TUM, Physics Department, E18

Firmware Structure Alireza Kokabi Mohsen Khakzad Friday 9 October 2015

Plans for TLU v0.2.

The University of Chicago

Introduction To Computers

Matrix Processor / Backplane Design Details

Terminology CobraNet Interface

Master I/O Connectors PL12 PL14 PL21 PL20 PL17.

PERSPECTIVE ON MICROWAVE MONITOR AND CONTROL INTERFACES

CSC Trigger Muon Port Card & Sector Processor in production

SPD cable length and rack location

Commodity Flash ADC-FPGA Based Electronics for an

Test Bench for Serdes Radiation Qualification

clock DELAY CPLD RS232 DEBUG 4x 8way DIL CLOCK ~50 MHz ASYNC SW

Muon Port Card Latency, October 2015

HCAL DAQ Interface Eric Hazen Jim Rohlf Shouxiang Wu Boston University

Custom Mezzanine for the MTF7 Processor

Presentation transcript:

JADDO N 32-LVDS 47-LVTTL 18-LVTTL Virtex4 (LX40) EtraxF S SDRA M Optical link TLK2501 DSP (TS201) Data/Addr 2-LinkPorts (full duplex) HPTDC Optiona l PAPA SDRA M Flas h Power contro l Clock contro l Temp. and fan sensor PBPB PCPC PDPD PEPE HP L JEt r. Main data path Add. path Control TRBv 2

LVDSTTL Virtex4 (LX40) EtraxFS SDRAM 2GBit/s optical link DSP (TS201) HPTDC Optiona l SDRA M AddOn connector 100MBit/s ethernet

JADDO N 32-LVDS 47-LVTTL 18-LVTTL JLVDS („SCSI“- cable) JDIFF1JDIFF2JTTL3-HPL Displa y TTL(0-46) TTL(24-31)TTL(16-23) LVDS(0-31) LVDS(20) is CLK to TRB TTL(0-15),(16-31),(32-46) TTL(0-15) CPL D TTL(0-45) GP- AddOn JCTM TTL(32-35) LVDS(29- 31) HADES Trigger Bus (old)

EtraxF S PAPA SDRA M Flas h PBPB PCPC PDPD PEPE Optical link TLK2501 Optical link TLK2501 JLVDS („SCSI“- cable) MU Bus (old) Virtex2 (250) HadCo m LVDS(0- 31) 2-HPL (0-3) is JTAG 40 pin conn. 2- HPL HADES Trigger Bus (old)

Central Trigger System (CTS) TRBv2 GP-AddOn Root VME-CPU Central Monitoring MU algorithm Acromag VULOM 3 Trigger Source s Optical Hub MUv 2 Optical Network Old Hub New systems Old DTUsOld IPUs