집적회로설계 1 Spring 2007 Prof. Sang Sik AHN Signal Processing LAB.

Slides:

Advertisements

Similar presentations

ECE 506 Reconfigurable Computing ece. arizona

Advertisements

Reconfigurable Computing (EN2911X, Fall07) Lecture 04: Programmable Logic Technology (2/3) Prof. Sherief Reda Division of Engineering, Brown University.

Lecture 7 FPGA technology. 2 Implementation Platform Comparison.

Survey of Reconfigurable Logic Technologies

Lecture 9: Coarse Grained FPGA Architecture October 6, 2004 ECE 697F Reconfigurable Computing Lecture 9 Coarse Grained FPGA Architecture.

Spartan II Features  Plentiful logic and memory resources –15K to 200K system gates (up to 5,292 logic cells) –Up to 57 Kb block RAM storage  Flexible.

FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR SRAM-based FPGA n SRAM-based LE –Registers in logic elements –LUT-based logic element.

The Spartan 3e FPGA. CS/EE 3710 The Spartan 3e FPGA  What’s inside the chip? How does it implement random logic? What other features can you use?  What.

Programmable logic and FPGA

Introduction to Field Programmable Gate Arrays (FPGAs) COE 203 Digital Logic Laboratory Dr. Aiman El-Maleh College of Computer Sciences and Engineering.

February 4, 2002 John Wawrzynek

George Mason University ECE 448 – FPGA and ASIC Design with VHDL Overview of Modern FPGAs ECE 448 Lecture 14.

Implementation of DSP Algorithm on SoC. Mid-Semester Presentation Student : Einat Tevel Supervisor : Isaschar Walter Accompaning engineer : Emilia Burlak.

Introduction to FPGA and DSPs Joe College, Chris Doyle, Ann Marie Rynning.

GallagherP188/MAPLD20041 Accelerating DSP Algorithms Using FPGAs Sean Gallagher DSP Specialist Xilinx Inc.

Future FPGA Development Duane McDonald Digital Electronics 3.

The Xilinx Spartan 3 FPGA EGRE 631 2/2/09. Basic types of FPGA’s One time programmable Reprogrammable (non-volatile) –Retains program when powered down.

Lecture 2: Field Programmable Gate Arrays September 13, 2004 ECE 697F Reconfigurable Computing Lecture 2 Field Programmable Gate Arrays.

DSD Presentation Introduction of Actel FPGA. page 22015/9/11 Presentation Outline  Overview  Actel FPGA Characteristic  Actel FPGA Architecture  Actel.

Highest Performance Programmable DSP Solution September 17, 2015.

DLS Digital Controller Tony Dobbing Head of Power Supplies Group.

EGRE 427 Advanced Digital Design Figures from Application-Specific Integrated Circuits, Michael John Sebastian Smith, Addison Wesley, 1997 Chapter 4 Programmable.

Electronics in High Energy Physics Introduction to Electronics in HEP Field Programmable Gate Arrays Part 1 based on the lecture of S.Haas.

집적회로 Spring 2007 Prof. Sang Sik AHN Signal Processing LAB.

Modern VLSI Design 4e: Chapter 6 Copyright  2008 Wayne Wolf Topics Memories: –ROM; –SRAM; –DRAM; –Flash. Image sensors. FPGAs. PLAs.

J. Christiansen, CERN - EP/MIC

The Xilinx Spartan 3 FPGA EGRE 631 2/2/09. Basic types of FPGA’s One time programmable Reprogrammable (non-volatile) –Retains program when powered down.

FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR FPGA Fabric n Elements of an FPGA fabric –Logic element –Placement –Wiring –I/O.

FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR Topics n FPGA fabric architecture concepts.

Introduction to FPGA Created & Presented By Ali Masoudi For Advanced Digital Communication Lab (ADC-Lab) At Isfahan University Of technology (IUT) Department.

Basic Sequential Components CT101 – Computing Systems Organization.

BR 1/991 Issues in FPGA Technologies Complexity of Logic Element –How many inputs/outputs for the logic element? –Does the basic logic element contain.

ACCESS IC LAB Graduate Institute of Electronics Engineering, NTU FPGA Design with Xilinx ISE Presenter: Shu-yen Lin Advisor: Prof. An-Yeu Wu 2005/6/6.

M.Mohajjel. Why? TTM (Time-to-market) Prototyping Reconfigurable and Custom Computing 2Digital System Design.

ESS | FPGA for Dummies | | Maurizio Donna FPGA for Dummies Basic FPGA architecture.

FPGA-Based System Design: Chapter 1 Copyright  2004 Prentice Hall PTR Moore’s Law n Gordon Moore: co-founder of Intel. n Predicted that number of transistors.

Introduction to Field Programmable Gate Arrays Lecture 1/3 CERN Accelerator School on Digital Signal Processing Sigtuna, Sweden, 31 May – 9 June 2007 Javier.

Survey of Reconfigurable Logic Technologies

ESS | FPGA for Dummies | | Maurizio Donna FPGA for Dummies Modern FPGA architecture.

2/19/2016http://csg.csail.mit.edu/6.375L11-01 FPGAs K. Elliott Fleming Computer Science & Artificial Intelligence Lab Massachusetts Institute of Technology.

George Mason University ECE 448 – FPGA and ASIC Design with VHDL FPGA Devices ECE 448 Lecture 5.

Delivered by.. Love Jain p08ec907. Design Styles  Full-custom  Cell-based  Gate array  Programmable logic Field programmable gate array (FPGA)

FPGA-Based System Design: Chapter 3 Copyright  2004 Prentice Hall PTR Topics n FPGA fabric architecture concepts.

Introduction to Field Programmable Gate Arrays (FPGAs) EDL Spring 2016 Johns Hopkins University Electrical and Computer Engineering March 2, 2016.

FPGA 상명대학교 소프트웨어학부 2007년 1학기.

Introduction to the FPGA and Labs

Field Programmable Gate Arrays

Issues in FPGA Technologies

Sequential Logic Design

Reconfigurable Architectures

Topics SRAM-based FPGA fabrics: Xilinx. Altera..

Design for Embedded Image Processing on FPGAs

Introduction to Programmable Logic

XILINX FPGAs Xilinx lunched first commercial FPGA XC2000 in 1985

Instructor: Dr. Phillip Jones

Ming Liu, Wolfgang Kuehn, Zhonghai Lu, Axel Jantsch

Electronics for Physicists

Spartan FPGAs مرتضي صاحب الزماني.

Lecture 41: Introduction to Reconfigurable Computing

The Xilinx Virtex Series FPGA

Programmable Logic- How do they do that?

Reconfigurable FPGAs (The Xilinx Virtex II Pro / ProX FPGA family)

The Xilinx Virtex Series FPGA

Electronics for Physicists

Arithmetic Building Blocks

Implementing Logic Gates and Circuits

FPGA’s 9/22/08.

Programmable logic and FPGA

Reconfigurable Computing (EN2911X, Fall07)

Presentation transcript:

집적회로설계 1 Spring 2007 Prof. Sang Sik AHN Signal Processing LAB

CHAPTER 4 Alternative FPGA Architectures

Antifuse VS. SRAM New design ideas can be quickly implemented and tested by SRAM-based devices SRAM-based devices is that they have to be reconfigured every time the system is powered up SRAM-based devices is difficult to protect your intellectual property (Weak at Reverse Eng.) Bit stream encryption via JTAG

Antifuse VS. SRAM Antifuse-based devices are programmed off-line using a special device programmer Nonvolatile SRAM-based component can be “flipped” if that cell is hit by radiation Military and aerospace applications Almost impossible to reverse-engineer Advantages relating to power consumption and speed

FPGA Fabric

Mux-based Logic Block

Look-Up Table (LUT)-based Logic Block

Configuration Cells Linked in a Chain

A Multifaceted LUT

Logic Cell

Slice

Configurable Logic Block (CLB)

A Multifaceted CLB

Embedded RAMS Each block of RAM can be used independently, or multiple blocks can be combined together Implementing standard single- or dual-port RAMs First-in first-out (FIFO) State machines

Embedded Multipliers Slow if they are implemented by connecting a large number of programmable logic blocks together Hardwired multiplier has better performance

Embedded Multiplier Adder Accumulator (MAC)

Embedded Processor Cores

Clock Trees

Jitters

Clock Managers

Frequency Synthesis

Phase Shift

De-skewing

Configurable I/O Impedance

Core versus I/O Supply Voltages

Traditional Bus

Gigabit Transceiver