Routing of Analog Busses with Parasitic Symmetry Lars Schreiner, Markus Olbrich, Erich Barke, Volker Meyer zu Bexten.

Slides:



Advertisements
Similar presentations
Next-Generation ROADMs
Advertisements

EE2010 Fundamentals of Electric Circuits Lecture - 6 Voltage Sources, Current Sources, Mesh Analysis.
   >>> 
Review 2.
Module 3.4: Switching Circuit Switching Packet Switching K. Salah.
Layer Assignment Algorithm for RLC Crosstalk Minimization Bin Liu, Yici Cai, Qiang Zhou, Xianlong Hong Tsinghua University.
Design The goal is to design a modular solution, using the techniques of: Decomposition Abstraction Encapsulation In Object Oriented Programming this is.
Hao Yu and Lei He Electrical Engineering Dept. UCLA
EELE 461/561 – Digital System Design Module #6 Page 1 EELE 461/561 – Digital System Design Module #6 – Differential Signaling Topics 1.Differential and.
Façade Pattern Jeff Schott CS590L Spring What is a façade? 1) The principal face or front of a building 2) A false, superficial, or artificial appearance.
VLSI Routing. Routing Problem  Given a placement, and a fixed number of metal layers, find a valid pattern of horizontal and vertical wires that connect.
Mutually Controlled Routing with Independent ISPs Offense Gary Bramwell Zhaosheng Zhu.
Given Connections Solution
7/13/ EE4271 VLSI Design VLSI Routing. 2 7/13/2015 Routing Problem Routing to reduce the area.
Routing 2 Outline –Maze Routing –Line Probe Routing –Channel Routing Goal –Understand maze routing –Understand line probe routing.
IHP Im Technologiepark Frankfurt (Oder) Germany IHP Im Technologiepark Frankfurt (Oder) Germany ©
Lecture 3: Bridge Circuits
Link A/D converters and Microcontrollers using Long Transmission Lines John WU Precision Analog - Data Converter Applications Engineer
Performance of the DZero Layer 0 Detector Marvin Johnson For the DZero Silicon Group.
MGR: Multi-Level Global Router Yue Xu and Chris Chu Department of Electrical and Computer Engineering Iowa State University ICCAD
EGRE 427 Advanced Digital Design Figures from Application-Specific Integrated Circuits, Michael John Sebastian Smith, Addison Wesley, 1997 Chapter 7 Programmable.
PCB Layout Introduction
SMD · ICT-System Family - OpenCom 100.
Automatic Length Compensation for Analog Integrated Circuit Routing.
1 Coupling Aware Timing Optimization and Antenna Avoidance in Layer Assignment Di Wu, Jiang Hu and Rabi Mahapatra Texas A&M University.
1 Global Routing Method for 2-Layer Ball Grid Array Packages Yukiko Kubo*, Atsushi Takahashi** * The University of Kitakyushu ** Tokyo Institute of Technology.
PCB Layout Introduction
Wire Planning with consideration of Electromigration and Interference Avoidance in Analog Circuits 演講者 : 黃信雄 龍華科技大學 電子工程系.
IPC Power Distribution Considerations A predominately important factor that should be considered in the design of a printed board is power distribution.
1 ISPD 2007 Austin, TX Rules vs. Tools Lou Scheffer. Lars Liebmann,, Riko Radojcic, David White ISPD Austin, March 2006.
1 ER UCLA ISPD: Sonoma County, CA, April, 2001 An Exact Algorithm for Coupling-Free Routing Ryan Kastner, Elaheh Bozorgzadeh,Majid Sarrafzadeh.
Shielded Wires Let us say that the voltages measured at the terminal of the receptor circuit are beyond the desired level. What can we do? Two common solutions.
On Routing Fixed Escaped Boundary Pins for High Speed Boards T. Tsai, R. Lee, C. Chin and Y. Kajitani Global UniChip Corp. Hsinchu, Taiwan DATE 2011.
LEMAR: A Novel Length Matching Routing Algorithm for Analog and Mixed Signal Circuits H. Yao, Y. Cai and Q. Gao EDA Lab, Department of CS, Tsinghua University,
Lecture 3: Bridge Circuits
Power Input to a Source Current flows “backwards” Work is being done on, rather than by the top battery (source of non-electrostatic force) Rate of conversion.
Problem c 240 mm b x B A z y Collars A and B are connected by the wire AB and can slide freely on the rods shown. Knowing that the length of the.
Characteristics of Scaleable Internetworks
Inductance Screening and Inductance Matrix Sparsification 1.
Power-aware NOC Reuse on the Testing of Core-based Systems* CSCE 932 Class Presentation by Xinwang Zhang April 26, 2007 * Erika Cota, et al., International.
 When two or more components are connected in a line, this is called a series connection (left of picture).  When they are connected across each other.
Parallel Circuits. In parallel circuits the current can take more than one path. We call these separate paths branches. The branch points are known as.
전자파 연구실 1. Fundamentals. 전자파 연구실 1.1 Frequency and time Passive circuit elements is emphasized in high speed digital design : Wires, PCB, IC- package.
Belle-II bKLM RPC Readout Power & Ground Discussion 12 th Belle II General Meeting Gerard Visser Indiana University CEEM 7/24/2012.
Ground Planes, Copyright F. Canavero, R. Fantino Licensed to HDT - High Design Technology.
Yiting Xia, T. S. Eugene Ng Rice University
Chapter 10 Magnetically Coupled Circuits and Resonance
Worst Case Crosstalk Noise for Nonswitching Victims in High-Speed Buses Jun Chen and Lei He.
Testing PCI Express Generation 1 & 2 with the RTO Oscilloscope
Announcements Please read Chapters 4 and 5
Facility Inventory Old Facilities Modern Facilities Classroom Size
Warm up set 7 Question (a) where a wire is connected to a battery
SCSI.
Method of Virtual Work.
Parallel Objects: Virtualization & In-Process Components
ECE 476 POWER SYSTEM ANALYSIS
Lesson 4 Electricity Part 3.
Design and fabrication of Endcap prototype sensors (petalet)
Virtual Local Area Network
Elements of Database System
Example#1 Suppose you have a 25 magnetic tapes, each containing 40GB. Assuming that you have enough tape readers to keep any network busy. How long it.
Magnetostatics.
Chapter 3 Inductance and Capacitance
Inductance Screening and Inductance Matrix Sparsification
Warm up set 7 Question Answer:
Detailed Routing مرتضي صاحب الزماني.
Power Point on Area- 5th Grade
Dependency Inversion principle
Extending Interface Based Design
Tim McDonald, PhD Christel Amburgey May 1, 2014
Presentation transcript:

Routing of Analog Busses with Parasitic Symmetry Lars Schreiner, Markus Olbrich, Erich Barke, Volker Meyer zu Bexten

Lars Schreiner: ISPD Contents Motivation Net Bundle Routing Trapezoid Methodology Results Conclusions/Future Work

Lars Schreiner: ISPD Contents Motivation Net Bundle Routing Trapezoid Methodology Results Conclusions/Future Work

Lars Schreiner: ISPD Motivation Groups of wires (net bundles) have to be routed symmetrically -Symmetry = equal capacitive coupling and resistance for each wire Automatic balancing of wire length Automatic generation of shielding patterns Automatic generation of slotted/split wires

Lars Schreiner: ISPD Example of a Net Bundle with Parasitic Symmetry

Lars Schreiner: ISPD Contents Motivation Net Bundle Routing Trapezoid Methodology Results Conclusions/Future Work

Lars Schreiner: ISPD Steps of Net Bundle Routing Calculation of virtual terminals and net order Path search for net bundle Routing of the net bundle to the terminals Calculation of wire length differences and adjustment area search Use of Module generator for wire implementation

Lars Schreiner: ISPD Basic Procedure T2a T2b T1a T1b = Virtual Terminal = Terminal 1234

Lars Schreiner: ISPD Separation of Terminal/Net Bundle Routing Nets are treated and routed together as bundles. Technology independent module generators can be used. Problem complexity is reduced. Keeping symmetry is easier.

Lars Schreiner: ISPD Net Ordering During Path Search (1) „False“ net order of the right terminal bundle Consideration during path search necessary terminal bundle virtual terminal BUS-module from Module generator

Lars Schreiner: ISPD Net Ordering During Path Search (2) Possible solution of example

Lars Schreiner: ISPD Contents Motivation Net Bundle Routing Trapezoid Methodology Results Conclusions/Future Work

Lars Schreiner: ISPD T- and L-Structures of Trapezoid Methodology = = Generator call: BUS N=3 LENGTH=4e-5 WIDTH=5e-6 LAYER=2 BEVELSTART=45 BEVELEND=0 -45° 0°

Lars Schreiner: ISPD Benefits of Trapezoid Methodology Universal use for many geometries -Lines, T- and L-structures are implemented by the same module generator Technology information hidden in module generator -Router gets only necessary technology information -Shielding and Slotting are hidden in the generator Easy maintainability and adaptation to new technologies

Lars Schreiner: ISPD Adjustment Modules Shorter wires have to be stretched Two cases: -Adjustment to the favorable site -Adjustment to the unfavorable site Problem: Bent or terminal connection Solution: Adjustment modules

Lars Schreiner: ISPD Examples of Adjustment Modules

Lars Schreiner: ISPD Benefits of Adjustment Modules Wire length balancing is done by module generator. Different net bundle modules are generated for balancing bents, asymmetries, etc. Resistive differences are adjusted. Capacitive balancing is possible.

Lars Schreiner: ISPD Contents Motivation Net Bundle Routing Trapezoid Methodology Results Conclusions/Future Work

Lars Schreiner: ISPD Hand Made vs. Router

Lars Schreiner: ISPD Symmetric Coupling Consideration During Path Search

Lars Schreiner: ISPD Contents Motivation Net Bundle Routing Trapezoid Methodology Results Conclusions/Future Work

Lars Schreiner: ISPD Conclusion Routing of net bundles Consideration of routing constraints -Parallel wires -Symmetric capacitive coupling -Wire length difference calculation -Symmetric terminal connection Module generators -Trapezoid methodology -Adjustment modules

Lars Schreiner: ISPD Future Work 45° Routing Twisted wires Inductances