EXtreme Data Workshop Readout Technologies Rob Halsall The Cosener’s House 18 April 2012.

Slides:



Advertisements
Similar presentations
By Sunil G. Kulkarni, SO/F, Pelletron-Linac Facility, BARC-TIFR. 21/01/2011 ASET.
Advertisements

Offering the freedom to design solutions Sundance PXIe Solution.
XUP Virtex-5 Development System January XUP Virtex52 Introducing XUPV5-LX110T A powerful and versatile platform packaged and priced for Academia!
1 Design of the Front End Readout Board for TORCH Detector 10, June 2010.
PCIe based readout U. Marconi, INFN Bologna CERN, May 2013.
The TrainBuilder ATCA Data Acquisition Board for the European XFEL The TrainBuilder ATCA Data Acquisition Board for the European-XFEL John Coughlan, Chris.
The Train Builder Data Acquisition System for the European-XFEL John Coughlan, Chris Day, Senerath Galagedera and Rob Halsall STFC Rutherford Appleton.
XFEL Large Pixel Detector DAQ. Project Team Technical Team: STFC Rutherford DAQ Glasgow University Surrey University Science Team: UCL Daresbury Bath.
Engineering & Instrumentation Department, ESDG, Rob Halsall, 24th February 2005CFI/Confidential CFI - Opto DAQ - Status 24th February 2005.
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
NetFPGA SUME  High-performance and high-density networking design.
RiceNIC: A Reconfigurable and Programmable Gigabit Network Interface Card Jeff Shafer, Dr. Scott Rixner Rice Computer Architecture:
Future DAQ Directions David Bailey for the CALICE DAQ Group.
GBT Interface Card for a Linux Computer Carson Teale 1.
SLAC Particle Physics & Astrophysics The Cluster Interconnect Module (CIM) – Networking RCEs RCE Training Workshop Matt Weaver,
Hardware Trends. Contents Memory Hard Disks Processors Network Accessories Future.
Understanding Data Acquisition System for N- XYTER.
Data Acquisition Card for the Large Pixel Detector at the European XFEL 1 Tuesday 28 th September 2011, TWEPP Vienna Presented by John Coughlan STFC Rutherford.
Design and Performance of a PCI Interface with four 2 Gbit/s Serial Optical Links Stefan Haas, Markus Joos CERN Wieslaw Iwanski Henryk Niewodnicznski Institute.
Hardware status GOLD Generic Opto Link Demonstrator Assess the use of optical backplane connectivity for use on L1Calo Uli Schäfer 1.
2. Requirements Existing Z-Dok interface 10G Ethernet – SFP+ Free chips? Fast Memory  More QDRII+ Large Memory for transient buffer  DDR? External Processor.
TELL1 The DAQ interface board for LHCb experiment Gong guanghua, Gong hui, Hou lei DEP, Tsinghua Univ. Guido Haefeli EPFL, Lausanne Real Time ,
R&D for First Level Farm Hardware Processors Joachim Gläß Computer Engineering, University of Mannheim Contents –Overview of Processing Architecture –Requirements.
Presentation for the Exception PCB February 25th 2009 John Coughlan Ready in 2013 European X-Ray Free Electron Laser XFEL DESY Laboratory, Hamburg Next.
11-13th Sept 2007 Calice 1 LDA Protoype Board A Xilinx Spartan board. Will be the basis of a prototype LDA using additional IO boards to interface.
Latest ideas in DAQ development for LHC B. Gorini - CERN 1.
TPC DAQ developments Gilles De Lentdecker, Yifan Yang, Erik Verhagen, IIHE-ULB (Brussels)
XLV INTERNATIONAL WINTER MEETING ON NUCLEAR PHYSICS Tiago Pérez II Physikalisches Institut For the PANDA collaboration FPGA Compute node for the PANDA.
GBT-FPGA Interface Carson Teale. GBT New radiation tolerant ASIC for bidirectional 4.8 Gb/s optical links to replace current timing, trigger, and control.
D. Attié, P. Baron, D. Calvet, P. Colas, C. Coquelet, E. Delagnes, R. Joannes, A. Le Coguie, S. Lhenoret, I. Mandjavidze, M. Riallot, E. Zonca TPC Electronics:
Performed By: Tal Goihman & Irit Kaufman Instructor: Mony Orbach Bi-semesterial Spring /04/2011.
S.Anvar, V.Gautard, H.Le Provost, F.Louis, K.Menager, Y.Moudden, B.Vallage, E.Zonca, on behalf of the KM3NeT consortium 1 IRFU/SEDI-CEA Saclay F
LECC2004 BostonMatthias Müller The final design of the ATLAS Trigger/DAQ Readout-Buffer Input (ROBIN) Device B. Gorini, M. Joos, J. Petersen, S. Stancu,
Rutherford Appleton Laboratory September 1999Fifth Workshop on Electronics for LHC Presented by S. Quinton.
R&D on data transmission FPGA → PC using UDP over 10-Gigabit Ethernet Domenico Galli Università di Bologna and INFN, Sezione di Bologna XII SuperB Project.
DHH Status Igor Konorov TUM, Physics Department, E18 PXD DAQ workshop Münzenberg –June 9-10, 2011.
ROD Activities at Dresden Andreas Glatte, Andreas Meyer, Andy Kielburg-Jeka, Arno Straessner LAr Electronics Upgrade Meeting – LAr Week September 2009.
The Evaluation Tool for the LHCb Event Builder Network Upgrade Guoming Liu, Niko Neufeld CERN, Switzerland 18 th Real-Time Conference June 13, 2012.
Mitglied der Helmholtz-Gemeinschaft Status of the MicroTCA developments for the PANDA MVD Harald Kleines, ZEL, Forschungszentrum Jülich.
Grzegorz Kasprowicz1 Level 1 trigger sorter implemented in hardware.
The ALICE Data-Acquisition Read-out Receiver Card C. Soós et al. (for the ALICE collaboration) LECC September 2004, Boston.
E. Hazen1 MicroTCA for HCAL and CMS Review / Status E. Hazen - Boston University for the CMS Collaboration.
Counting Room Electronics for the PANDA MVD
Balazs Voneki CERN/EP/LHCb Online group
M. Bellato INFN Padova and U. Marconi INFN Bologna
Use of FPGA for dataflow Filippo Costa ALICE O2 CERN
LHCb and InfiniBand on FPGA
NaNet Problem: lower communication latency and its fluctuations. How?
AMC13 Project Status E. Hazen - Boston University
The Jülich Digital Readout System for PANDA Developments
DAQ and TTC Integration For MicroTCA in CMS
Data and Control link via GbE
AMC13 T1 Rev 2 Preliminary Design Review E. Hazen Boston University
“FPGA shore station demonstrator for KM3NeT”
Tango Integration of Modern 2D Detectors
Multiplexing Level for the PANDA MVD
CS111 Computer Programming
Enrico Gamberini, Giovanna Lehmann Miotto, Roland Sipos
DHH progress report Igor Konorov TUM, Physics Department, E18
System On Chip.
The Train Builder Data Acquisition System for the European-XFEL
CoBo - Different Boundaries & Different Options of
Status of the Merlin Readout System
GBT-FPGA Interface Carson Teale.
Large Pixel Detector LPD John Coughlan STFC Rutherford Appleton Laboratory on behalf of LPD collaboration.
Unit 2 Computer Systems HND in Computing and Systems Development
VELO readout On detector electronics Off detector electronics to DAQ
New DCM, FEMDCM DCM jobs DCM upgrade path
TELL1 A common data acquisition board for LHCb
Presentation transcript:

eXtreme Data Workshop Readout Technologies Rob Halsall The Cosener’s House 18 April 2012

CMS 10.5 Million Channel 80K APV25 Readout Chips on Detector 40K ADC Readout System Off Detector 400 ADC Readout Boards 2 TByte/s ADC Conversion Rate Hardware (FPGA) data processing 75 GByte/s to Processor Farm 10.5 Million Channel 80K APV25 Readout Chips on Detector 40K ADC Readout System Off Detector 400 ADC Readout Boards 2 TByte/s ADC Conversion Rate Hardware (FPGA) data processing 75 GByte/s to Processor Farm 10K 100K 50K 500 PC Farm Early 2000s Technology Rob Halsall

XFEL 16 x 10G Links off detector per Megapixel 10Gbyte per Second per Megapixel Scalable to multiple Megapixels Farm Size? Rob Halsall

XFEL Detector Head Card 480 Way Detector Head ConnectorLVDS Xilinx Virtex 5 FPGA + SODIMM Dual 10G OutputEthernet Latest Technology => Dual 40G or 100G...

DIAMOND EXCALIBUR – Medipix 3 3MPixel 1kHz 6GB/s Rob Halsall

FPGA 28nm today Up to 80 x 10G Transceiver per device Rob Halsall

Opto Optical Transceivers SFP+ 10G QSFP 40G Mini-pod 120G CFP 100G Rob Halsall

Memory DDR3 Module 1866, 2133, 2400 MHz GByte/s 1850MHz 14.8 Gbyte/s per bank QDR II Component 1.1 Ghz 4GByte/s throughput Rob Halsall8

Form Factors AdvancedTCA & MicroTCA High Speed Serial Backplanes FPGA/Memory/Xpoint/Opto... FMC - SFP/QSFP Optical I/O RTM - SFP/QSFP Optical I/O 250W XFEL Train Builder pictured 80G throughput Rob Halsall

Network Ethernet 10/40GToday 100GSoon 400GTest 1000GR&D Rob Halsall NICs Multi-protocol 10G Protocol offload User-space buffering (zero copy)

PC 2U Chassis Dual E5 Xeon 32 Core 256 GB RAM Quad GPU Dual 40G NIC 1KW+ £££ Rob Halsall

Alternatives 100 Core Lower clock speed Lower Power Embedded & PC Layer TILE-Gx100TILE-Gx64TILE-Gx36TILE-Gx16 Number of Cores Core Frequency 1.2, 1.5GHz GHz1.0, 1.2, 1.5GHz1.0, 1, 1.2GHz Network Interface 2x 50G Interlaken 8 XAUI, 32 SGMII 2x 50G Interlaken 6 XAUI, 24 SGMII — 4 XAUI, 16 SGMII — 2 XAUI, 12 SGMII PCIe Three 8-lane One 8-lane,Two 4-laneThree 4-lane DDR3 Controllers 4422 DDR3 Frequency 1866 MT/s1600 MT/s 1333 MT/s Rob Halsall

Summary Plenty of technology for Extreme Data Rates! Not necessarily cheap or low power Relatively easy to create/move Extreme Rates Not so easy to process or store... A future detector with 100KHz frame rate would generate 200GByte/s per megapixel Rob Halsall