De Remigis The test has been accomplished with an SLVS signal, since that was chosen for the serial communication between the readout and the optical converter.

Slides:



Advertisements
Similar presentations
ATLAS SCT Endcap Detector Modules Lutz Feld University of Freiburg for the ATLAS SCT Collaboration Vertex m.
Advertisements

1 ACES Workshop, March 2011 Mark Raymond, Imperial College. Two-in-one module PT logic already have a prototype readout chip for short strips in hand CBC.
The SVT in STAR The final device…. … and all its connections … and all its connections.
1 Module and stave interconnect Rev. sept. 29/08.
Module Production for The ATLAS Silicon Tracker (SCT) The SCT requirements: Hermetic lightweight tracker. 4 space-points detection up to pseudo rapidity.
The LHCb Inner Tracker LHCb: is a single-arm forward spectrometer dedicated to B-physics acceptance: (250)mrad: The Outer Tracker: covers the large.
STATUS OF THE CRESCENT FLEX- TAPES FOR THE ATLAS PIXEL DISKS G. Sidiropoulos 1.
Panda PCB for prototype status report by D Malkevich on behalf of the ITEP group ITEP.
Performance of the DZero Layer 0 Detector Marvin Johnson For the DZero Silicon Group.
VELO upgrade electronics – HYBRIDS Tony Smith University of Liverpool.
The BTeV Tracking Systems David Christian Fermilab f January 11, 2001.
WP7&8 Progress Report ITS Plenary meeting, 23 April 2014 LG, PK, VM, JR Objectives 2014 and current status.
SVX4 chip 4 SVX4 chips hybrid 4 chips hybridSilicon sensors Front side Back side Hybrid data with calibration charge injection for some channels IEEE Nuclear.
Development of Readout ASIC for FPCCD Vertex Detector 01 October 2009 Kennosuke.Itagaki Tohoku University.
1 Conceptual design adopts state-of-the-art silicon sensor techniques (compare ATLAS/CMS/ALICE inner tracker layers, BaBar tracking of B mesons). Design.
D. Lissauer, BNL. 1 ATLAS ID Upgrade Scope R&D Plans for ATLAS Tracker First thoughts on Schedule and Cost.
17/06/2010UK Valencia RAL Petals and Staves Meeting 1 DC-DC for Stave Bus Tapes Roy Wastie Oxford University.
CVD PCB, first steps. 15 mm 25 mm Chip area. No ground plane underneath the chip. Bulk isolated => only one ground line Power lines Connector: 11,1mm*2,1mm:
The ALICE Silicon Pixel Detector Gianfranco Segato Dipartimento di Fisica Università di Padova and INFN for the ALICE Collaboration A barrel of two layers.
1 Module and stave interconnect Rev. sept. 29/08.
Pixel hybrid status & issues Outline Pixel hybrid overview ALICE1 readout chip Readout options at PHENIX Other issues Plans and activities K. Tanida (RIKEN)
PADI status Mircea Ciobanu 11 th CBM Collaboration Meeting February 26-29, 2007, GSI FEE1 PADI.
Tariq J. Solaija, NCP Forward RPC EDR, Tariq Solaija Forward RPC EDR The Standard RPC for low  regions Tariq J. Solaija National Centre for.
Design studies of a low power serial data link for a possible upgrade of the CMS pixel detector Beat Meier, Paul Scherrer Institut PSI TWEPP 2008.
Developing fast clock source with deterministic jitter Final review – Part A Yulia Okunev Supervisor -Yossi Hipsh HS-DSL Laboratory, Dept. of Electrical.
Low mass carbon based support structures for the HL-LHC ATLAS pixel forward disks R. Bates* a, C. Buttar a, I. Bonad a, F. McEwan a, L. Cunningham a, S.
PXL Cable Options LG 1HFT Hardware Meeting 02/11/2010.
W. Karpinski, Nov CMS Electronics week CMS Microstrip Tracker grounding & shielding of the CMS Tracker R. Hammarstrom (CERN EP/CMT) & W. Karpinski.
Leo Greiner PIXEL Hardware meeting HFT PIXEL detector LVDS Data Path Testing.
Design and development of micro-strip stacked module prototypes for tracking at S-LHC Motivations Tracking detectors at future hadron colliders will operate.
11/22/2004EE 42 fall 2004 lecture 351 Lecture #35: data transfer Last lecture: –Communications synchronous / asynchronous –Buses This lecture –Transmission.
Thin Silicon R&D for LC applications D. Bortoletto Purdue University Status report Hybrid Pixel Detectors for LC.
At the HERA collider in Hamburg an experiment (ZEUS) has been built to study electron-proton collisions. For the near future an upgrade of this experiment.
- Performance Studies & Production of the LHCb Silicon Tracker Stefan Koestner (University Zurich) on behalf of the Silicon Tracker Collaboration IT -
Vessel dimensions GTK assembly carrier Electrical connections Cooling pipes integration Vessel alignment with the beam Next steps Conclusion 3/10/20102.
The Development of the Fabrication Process of Low Mass circuits Rui de Oliveira TS-DEM.
CBM Collaboration Meeting. GSI, Darmstadt CBM Silicon Tracking System. CBM-01 sensors characterization. V.M. Pugatch Kiev Institute for Nuclear.
WG3 – STRIP R&D ITS - COMSATS P. Riedler, G. Contin, A. Rivetti – WG3 conveners.
A. Rivetti VIPS workshop-Pavia, April 23rd, 2010 The PANDA Microvertex Detector: Present Design and Opportunities for 3D Integration Technologies Angelo.
2 March 2012Mauro Citterio - SVT Phone meeting1 Peripheral Electronics Some updates Mauro Citterio INFN Milano.
Belle-II bKLM RPC Readout Power & Ground Discussion 12 th Belle II General Meeting Gerard Visser Indiana University CEEM 7/24/2012.
De Remigis The silicon pixel readout architecture for the Micro Vertex Detector of the Panda experiment. D. Calvo, P. De Remigis, T. Kugathasan, G. Mazza,
The STS-module-assembly:
Update on pixel module interfaces On behalf of INFN Milano
The Jülich Digital Readout System for PANDA Developments
Silicon microstrip detector for imaging of fast processes at high intensity synchrotron radiation beam. Budker INP V.Aulchenko1,2, L.Shekhtman1,2, B.Tolochko3,2,
Plans for pixel module integration electronics
PANDA Muon Group Meeting, Protvino 7 June 2011 G
Calorimeter Mu2e Development electronics Front-end Review
Update of MVD services and requests
Beam
P. Morettini Towards Pixel TDR PM - ITk Italia - Introduction 8/2/2017.
- STT LAYOUT - SECTOR F SECTOR A SECTOR B SECTOR E SECTOR D SECTOR C
ob-fpc: Flexible printed circuits for the alice tracker
Vertex Detector Mechanical R&D Design Questions and Issues
Pixel Module Interfaces Mauro Citterio On behalf of INFN Milano
First of all we will remind some numbers:
SIT AND FTD DESIGN FOR ILD
Work packages status in Torino and perspectives
Design and fabrication of Endcap prototype sensors (petalet)
The digital read-out for the CSC system of the TOTEM experiment at LHC
SVT detector electronics
The digital read-out for the CSC system of the TOTEM experiment at LHC
SiD Tracker Concepts M. Breidenbach
Setup for testing LHCb Inner Tracker Modules
SVT detector electronics
R&D of CMOS pixel Shandong University
Perugia SuperB Workshop June 16-19, 2009
Presentation transcript:

De Remigis The test has been accomplished with an SLVS signal, since that was chosen for the serial communication between the readout and the optical converter. A CERN group has designed a level translator from the common Low Voltage Differential Signaling (LVDS) to SLVS. A rad hard implementation (crt700) has been tested and applied at the input and output of the differential pair under test. The sample has been assembled on a test board by a conductive glue to provide a ground reference, while the differential pair has been connected by wire bonds. The input signal generated by a pulser can be injected directly, or buffered with a transceiver. Considering safe a communication channel where the total jitter represents about the 30% of the unit interval (.3 ui), the cables can be used with a data rate around 1 Gb/s. The Techfab sample looks the best one, but shows many problem during the wire bonding procedure. Low mass aluminium microstrips for data transmission in the Micro Vertex Detector of the Panda experiment D. Calvo, P. De Remigis, M. Mignone, R. Wheadon INFN Torino Twepp, TU, Wien, 2011 The Micro Vertex Detector (MVD) is the innermost one in the antiProton ANnihilation at DArmstadt (Panda) experiment. It features 4 coaxial barrels (two with hybrid pixel sensors at small radii and two with strip sensors at large radii), and 6 forward disks (all disks are made with hybrid pixels and the last two are completed by a ring of strips). The routing regarding all the cables for the electrical signals and the pipes for the cooling water must be performed in the backward zone, that is the only way out for the micro vertex services. In the backward direction all cables and pipes have to be distributed along a narrow circle enclosing the large beam pipe. Due to the low momentum particles, the material budget is very limited. Representing it as a fraction of the total radiation length, it must be kept down to a value of about taking into account all the parts making up the detector (sensor, cooling, support, cabling,..) and every direction from the interaction point. The simulation shows that the component responsible for the most of the material budget is the cabling (roughly 40%), and for this reason the actual layout foresees that the long interconnections are made in aluminium instead of standard copper that have a radiation length respectively of 88.9 and 14.4 mm. Different technologies were investigated exploiting the aluminium lamination (performed at the Cern workshop), and aluminium deposition (performed at the Techfab company). In both cases the samples feature a differential pair 1 m long in a folded layout, implemented as a differential microstrip with tracks widths in the range 100÷200 μm and same spacing, thus producing a final pitch in the range 200÷400 μm. The insulator layer, between the tracks and the reference plane, is made in polyimide and presents an overall thickness of roughly 50 μm. The next step has been the development of some aluminium flexcable 1 m long in straight layout, with tracks 100 μm and 150 μm width and the same spacing. In both these cases the cable carries 36 independent tracks, and has been manufactured with and without a thin cover layer to allow the stacking of some samples. The top and bottom aluminium layers have a thickness of 15 μm while the insulator sheet is polyimide 75 μm thick, and the layout foresees a nominal differential impedance of roughly 100Ω. From a static point of view the linear resistance has been evaluated to study the possible dependence from the track position along the transverse section, from the outer location to the inner one. The measurement has been performed bonding both ends of the tracks to a test station, to reduce the contact problems. The result shows that the track linear resistance is quite stable and there is no correlation with the position; the same happens to the capacitance parameter. Regarding the dynamic performances, the cable without any transceivers has been measured to evaluate the working range. For these flexcables with 18 differential pairs, the threshold value of about.3 ui for the total jitter is reached with a data rate of roughly 600 Mb/s; the microstrips with larger width can run at a slight higher speed. The input test signal respects the Scalable Low Voltage Signaling (SLVS) standard. The microstrips have been tested by a Pseudo Random Binary Sequence (PRBS), with a pattern bit long. From the acquired bits and the relative eye diagram, it is evident the effect due to the distributed R and C components. Besides, it is clear the differential amplitude reduction caused by the linear resistance, that produces a value of about 300 mV instead of 400 mV. De Remigis The whole channel, composed by the cable and the SLVS transmitter and receiver, has been measured for the total jitter, and at present the system works below the safety value of.3 ui for a data rate up to 260 Mb/s. That is good enough to run with the current prototype Topix3, but the SLVS transceiver has to improve his performances to reach the required serial speed of 320 Mb/s for the final readout Asic.