SuperB SVT HDI for Layer 0 HDI Detector and Fan-out.

Slides:



Advertisements
Similar presentations
Silicon Technical Specifications Review General Properties Geometrical Specifications Technology Specifications –Mask –Test Structures –Mechanical –Electrical.
Advertisements

Suspended Substrates and Their Applications in High Speed Communications By Ron Miller, Consultant, Signal Integrity Design, GHz Data, Newark California.
July 19, 2010 Gale Lockwood Key elements to successful wire bonding at Birck Theory Bonding Machines Metallization Metals Substrates Process.
© 2006 Hewlett-Packard Development Company, L.P. The information contained herein is subject to change without notice HP Bead Probe Technology Evaluation.
Ragan Technologies, Inc. Presents - Zero Shrink Technology - ZST™ Process for Embedding Fired Multi-Layer Capacitors in LTCC Packages.
Multichannel readout system of inner tracker for NICA-MPD Rogov Victor AFI, JINR, Dubna Afi.jinr.ru.
V. Carassiti - Princeton (USA) 9-13/01/ BABAR IFR UPGRADE DETECTOR ASSEMBLING AND MOUNTING.
Power Integrity Analysis and Optimization in the Substrate Design Harini M, Zakir H, Sukumar M.
General needs at CERN for special PCB’s Philippe Farthouat CERN.
Graphic Tool for Computer Chip Layout Laura McLane Saint Michael’s College Advisor: Joanna Ellis-Monaghan.
1 Module and stave interconnect Rev. sept. 29/08.
ECE 404 PCB Design Presentation Jakia Afruz.  Printed Circuit Board  Electronic Board that connects circuit components  PCB populated with electronic.
STATUS OF THE CRESCENT FLEX- TAPES FOR THE ATLAS PIXEL DISKS G. Sidiropoulos 1.
Performance of the DZero Layer 0 Detector Marvin Johnson For the DZero Silicon Group.
VELO upgrade electronics – HYBRIDS Tony Smith University of Liverpool.
Read-out boards Rui de Oliveira 16/02/2009 RD51 WG1 workshop Geneva.
A multi-chip board for X-ray imaging in build-up technology Alessandro Fornaini, NIKHEF, Amsterdam 4 th International Workshop on Radiation Imaging Detectors.
17/06/2010UK Valencia RAL Petals and Staves Meeting 1 DC-DC for Stave Bus Tapes Roy Wastie Oxford University.
CVD PCB, first steps. 15 mm 25 mm Chip area. No ground plane underneath the chip. Bulk isolated => only one ground line Power lines Connector: 11,1mm*2,1mm:
1 Module and stave interconnect Rev. sept. 29/08.
“PCB” -AMIT NIKAM -ASHI NAGARIYA.
Wire Bonding and Analogue Readout ● Cold bump bonding is not easy ● Pixel chip is not reusable ● FE-I3 is not available at the moment ● FE-I4 is coming.
EE4800 CMOS Digital IC Design & Analysis
PXL Cable Options LG 1HFT Hardware Meeting 02/11/2010.
Design and development of micro-strip stacked module prototypes for tracking at S-LHC Motivations Tracking detectors at future hadron colliders will operate.
IPC Conductor Width and Thickness The width and thickness of conductors on the finished printed board shall be determined on the basis of the.
Thin Silicon R&D for LC applications D. Bortoletto Purdue University Status report Hybrid Pixel Detectors for LC.
Technology Road Map Imaging And Etching Trace / Space Outers * Current
Hybrid circuits and substrate technologies for the CMS tracker upgrade G. Blanchot 04/MAY/2012G. Blanchot - WIT
D. M. Lee, LANL 1 07/10/07 Forward Vertex Detector Overview Technical Design Overview Design status.
Investigation of crosstalk in the readout structure of the Beamcal K.Afanaciev.
Layout design rules. 2 Introduction  Layout rules is also referred as design rules.  It is considered as a prescription for preparing photomasks. 
WP7&8 Progress Report ITS Plenary meeting, 10 June 2014 LG, PK, VM, JR.
PACKAGE FABRICATION TECHNOLOGY Submitted By: Prashant singh.
27/01/2012Mauro Citterio - SVT TDR Meeting - Pisa1 Pheripheral Electronics Mauro Citterio INFN Milano.
R&D on substrates for CMS tracker hybrids G. Blanchot 07/NOV/2011G. Blanchot - R&D on substrates for CMS tracker hybrids1.
SLHC SCT Hybrid (CERN 2nd July 2007)1 SLHC SCT Hybrid Concept Ashley Greenall The University of Liverpool.
Update on HDI design and peripheral electronics in Milano M. Citterio on behalf of INFN and University of Milan XVII SuperB Workshop and Kick Off Meeting:
I.Rashevskaya- SVT Meeting - Frascati SuperB SVT Strip Pairing: impact on the capacitance value Irina Rashevskaya, Luciano Bosisio, Livio.
Update on the activities in Milano M. Citterio and N. Neri on behalf of INFN and University of Milan SuperB Meeting: SVT Parallel Session.
L. Bosisio - 2nd SuperB Collaboration Meeting - Frascati SuperB SVT Update on sensor and fanout design in Trieste Irina Rashevskaya, Lorenzo.
Update on the Bus, the HDI and peripheral electronics M. Citterio on behalf of INFN Milano and University of Milan SuperB Workshop: SVT Meeting.
2 March 2012Mauro Citterio - SVT Phone meeting1 Peripheral Electronics Some updates Mauro Citterio INFN Milano.
G. RizzoMarch, TS resolution needed in L0 striplets Assume want to have a cut of 50 ns on offline time window (  t) to keep the occupancy
Update on & SVT readout chip requirements
Update on the activities in Milano
Plans for pixel module integration electronics
Mauro Citterio, Fabrizio Sabatini
New MPGDs at CERN PCB Workshop
WEBENCH® Coil Designer
T. Bowcock University of Liverpool
Status and plans for the pigtails
Printed Circuit Board Design
Manufacturing Process -II
CCPD Hybridization AIDA-2020 Annual Meeting – WP6 DESY, 15 June 2016
Milano Activities: an update Mauro Citterio On behalf of INFN Milano
High-Speed Serial Link Layout Recommendations –
Hybrid Pixel R&D and Interconnect Technologies
ob-fpc: Flexible printed circuits for the alice tracker
Microwave Passives Anurag Nigam.
SuperB SVT Silicon Sensor Requirements
Pixel Module Interfaces Mauro Citterio On behalf of INFN Milano
Chapter 4 Interconnect.
& pixel module interfaces On behalf of INFN Milano
SuperB SVT Definition of sensor design and z-side connection scheme
Assembly order PCB design
university Microstrip Antenna Supervised by : Dr. Sherif HEKAL
General Capability Parameters Feature Y2017 Y2018 Y2019 Standard
Observed CE/RE Failures in the Display Product CE(Conducted Emission )
Perugia SuperB Workshop June 16-19, 2009
Presentation transcript:

SuperB SVT HDI for Layer 0 HDI Detector and Fan-out

HDI size and shape: No real concern. AUREL has experience scoring and cutting substrate in various shapes. They will probably work with on 2/4 up AlN substrate

From BABAR to SuperB HDI (1 of 2) Technology : AlN thick film hybridSimilar technology for SuperB HDI Detector fan-out is glued on the hybrid edge and chips inputs are wire bonded to the fan-out. Same approach Five conductive layers (3 power/ground layers, 2 for signal) Same number of layers or 1 more  OK However, each additional signal layer for HDI-0 will “degrade” planarity and line resolution Layout rules: - each layer has a thickness of 65  m (15 um conductor and 50  m dielectric) - traces were 15  m thick, 250  m wide - traces pitch were 400  m - pads dimensions were 250 x 400  m*2. - minimum distance between two vias was 400  m New layout rules - layer thickness ~ 65  m (5% tolerance *) (15 um conductor and 50  m dielectric) Thickness usually decreases during oven curing Line size/space: inner signal layer >100/100 um (typical 150/150 um), 200/200 um TOP layer Pads 200 x 200 um*2 Vias um, space between via ~ 200 um

From BABAR to SuperB HDI (2 of 2) Technology : AlN thick film hybridSimilar technology for SuperB HDI Maybe new material …. No systematic impedance controlLimited possibility to change the dielectric layer thickness with the standard process. By print screening Aurel will prefer to use the standard “3 pass” procedure  dielectric thickness ~ 50 um). Some avenue to be pursued: a)evaluate the usage of dielectric in tape (predefined thickness)  limited choices of thick film materials compatible with AlN b)Mix AlN and Al2O3 materials. Possible after the first power/ground layer. Clock lines were “qualified” by try and test Difficult prediction of Z  dielectric constant usually not well specified by material manufacturer (ex. in next slide) Some prototypes were produced to master the technology Same approach to be pursued. Of particular interest is the implementation of differential lines (digital signal ~ MHz) Prototype: small substrate (length counts), two layer (plane and one signal), array of lines of minimum size (number to be defined)

The dielectric constant is specified only as an upper limit. In the dielectric are present organic vehicles. During the initial drying process (at ~150 C) the organic vehicle evaporates and the paste becomes a semi-solid phase mixture of dielectric and binder. Only proper curing will eliminate completely the residue.