Equipment and technological processes for manufacturing GaAs MMICs PLASMA ETCHING ICP ETCHING TALK 6 1.

Slides:



Advertisements
Similar presentations
MICROELECTROMECHANICAL SYSTEMS ( MEMS )
Advertisements

Etch Process Trends. Etch process trends Most trends are not consistent. They depend on the specific values of input parameters. At point A, pressure.
REACTION MECHANISM AND PROFILE EVOLUTION FOR CLEANING AND SEALING POROUS LOW-k DIELECTRICS USING He/H 2 AND Ar/NH 3 PLASMAS Juline Shoeb a) and Mark J.
Section 3: Etching Jaeger Chapter 2 Reader.
C. Hibert, EPFL-CMICMI-Comlab revue, june 4th, 2002 Dry etching in MEMS fabrication by Cyrille Hibert in charge of etching activities in CMI clean room.
Chapter 7 Plasma Basic Hong Xiao, Ph. D.
Lampoly etch profiles Courtesy of Rishi Kant (Coral name: rik) Performed: 11/18/08 Wafer: Silicon substrate patterned with a thermal oxide hard mask (6000.
LOW-k DIELECTRIC WITH H2/He PLASMA CLEANING
Microelectronics Processing
Aspect Ratio Dependent Twisting and Mask Effects During Plasma Etching of SiO2 in Fluorocarbon Gas Mixture* Mingmei Wang1 and Mark J. Kushner2 1Iowa State.
PLASMA ATOMIC LAYER ETCHING USING CONVENTIONAL PLASMA EQUIPMENT*
The Deposition Process
MEMs Fabrication Alek Mintz 22 April 2015 Abstract
Etching and Cleaning Cleaning remove contaminated layers Etching remove defect layers, form pattern by selective material removal Wet etching: using reactive.
Top Down Method Etch Processes
Chapter 10 ETCHING.
ES 176/276 – Section # 3 – 09/26/2011 Brief Overview from Section #2 – 09/19/2011 – MEMS examples:(MEMS Airbag accelerometer, Digital Micromirror Device,
Silicon Etch Process Options for Micro- and Nanotechnology using Inductively Coupled Plasmas References [1] See
Plasma Etch and the MATEC Plasma Etcher Simulation
Introduction After a thin film is deposited, it is usually etched to remove unwanted materials and leave the desired pattern on the wafer Need to etch.
An Inductively Coupled Plasma Etcher
Nano/Micro Electro-Mechanical Systems (N/MEMS) Osama O. Awadelkarim Jefferson Science Fellow and Science Advisor U. S. Department of State & Professor.
SEMINAR ON IC FABRICATION MD.ASLAM ADM NO:05-125,ETC/2008.
Corial 200ML COSMA Software with:  Edit menu for process recipe edition,  Adjust menu for process optimizing,  Maintenance menus for complete equipment.
ETCHING – Chapter 10 DRY ETCH ANISOTROPIC
Corial 200RL COSMA Software with:  Edit menu for process recipe edition,  Adjust menu for process optimizing,  Maintenance menus for complete equipment.
Top Down Manufacturing
Top Down Method Etch Processes
SUMMARYSUMMARY  Ion bombardment control,  Thermal management,  No Defects (pits or pillars) formation,  Profile control  Plasma repeatability  Plasma.
Etching: Wet and Dry Physical or Chemical.
Choice of Silicon Etch Processes for Opto- and Microelectronic Device Fabrication using Inductively Coupled Plasmas Colin Welch, Andrew Goodyear, Gary.
Etch Process Input and Output Parameters Process Modeling how to use input parameters to achieve desired output parameters Process Model Quality parameter1.
Chapter 5-1. Chemcal Etching.
Etching Chapters 11, 20, 21 (we will return to this topic in MEMS)
Developing Etching Process for Nanostructures on InGaP and AlInP Using OX-35 Etcher Jieyang Jia, Li Zhao Mentors: Mary Tang, James McVittie EE412 Final.
On Wafer Ion Flux Sensors
Pt-Ox Test Results Wafer Processing and SEM by Kenneth Leedle
Etching Processes for Microsystems Fabrication
High Aspect Ratio Si Etching in STS2
Plasma etching Bibliography
ICP-RIE equipment for any chemistry
In Corial PECVD SYSTEMS
SUPPRESSING NONLINEARLY-DRIVEN INHOMOGENEITIES IN HIGH FREQUENCY CCP’s
Silicon Wafer cm (5’’- 8’’) mm
Corial 200R 11/17/2018 Simplicity, performance, and upgradability in a system designed for R&D environments RIE capabilities over a variety of materials.
Si DRIE APPLICATION In Corial 210IL.
Easy-to-use Reactive Ion Etching equipment
Plasma Cleaning Safety Presentation
Software description cosma pulse
Processing for optical communication devices
Etch Dry Etch.
Anisotropic RIE etching supported by a wide range of processes
DRIE APPLICATIONS In Corial 210IL.
Industry-leading uniformity for etching a variety of materials
SiC trench etch for MOSFET application
Simple-to-use, manually-loaded batch RIE system
Easy-to-use Reactive Ion Etching equipment
Lecture 20 Today Conductors Resistance Dielectrics
SiC processing In Corial 200 series.
SiN processing for MEMS type probe card
Simple-to-use, manually-loaded batch RIE system
300 mm ICP-RIE equipment for high performances and low CoO
Recess etch for HEMT application
SiC DRIE APPLICATIONS In Corial 210IL.
Pt-DSE Test Results Testing conducted by Kenneth Leedle
Nanocoating Plasma Systems, Inc.
K. Takechi and M. A. Lieberman
PlasmaTherm DSE Qual - Nano Recipe
On-Wafer Ion Flux Sensors
RIE - Reactive Ion Etching
Presentation transcript:

Equipment and technological processes for manufacturing GaAs MMICs PLASMA ETCHING ICP ETCHING TALK 6 1

Equipment and technological processes for manufacturing GaAs MMICs 2 PLASMA ETCHING - 2 The limitations of RIE etching are:-  Low etch rates  High substrate damage in some cases  Potential low selectivity's especially to resist

3 The limitations in etch rate are often due to the relatively low concentration of ions in the plasma  This can be solved by having a more efficient plasma excitation method The damage is due tot eh high energy ions accelerated across the dark space in an RIE plasma. This is due to the RF generating the plasma and the two are linked to one RF supply  The answer is to remove the generation of the plasma from the energy RF source which forms the dark space above the wafer – thus gaining independent control of the two ICP etching systems achieve these two desirable goals Equipment and technological processes for manufacturing GaAs MMICs PLASMA ETCHING - 2

4 Equipment and technological processes for manufacturing GaAs MMICs PLASMA ETCHING - 2 ICP advantages An ICP etching system decouples the power supply providing the plasma from that causing the bias on the substrate wafer This way both parameters can be optimised independently with much enhanced process results and much more flexible processes

5 Equipment and technological processes for manufacturing GaAs MMICs PLASMA ETCHING - 2 ICP advantages

Equipment and technological processes for manufacturing GaAs MMICs 6 PLASMA ETCHING - 2 Enclosure removed

7 Equipment and technological processes for manufacturing GaAs MMICs PLASMA ETCHING - 2 ICP advantages Electrostatic shield -eliminates capacitive coupling -reduces electrical damage to devices -reduces chamber particles Separate RF generators for ICP and electrode -provides separate control over ion energy and ion density High conductance pumping port

8 Equipment and technological processes for manufacturing GaAs MMICs PLASMA ETCHING - 2 ICP Principle of Operation High ion density (>10 12 cm -3 ) Low ion energy Separate control provides high process flexibility Chemical and ion-induced etching. Anisotropy and isotropy control

9 Equipment and technological processes for manufacturing GaAs MMICs PLASMA ETCHING - 2 “True ICP” Performance Grounded slotted antennae design Inserted between RF coil and dielectric tube Located on atmospheric side of tube Eliminates generator beating (capacitive cross talk) and eliminates capacitive currents which can cause device damage

10 Equipment and technological processes for manufacturing GaAs MMICs PLASMA ETCHING - 2 GaAs/AlGaAs etching Process Overview

11 Equipment and technological processes for manufacturing GaAs MMICs PLASMA ETCHING - 2 ICP GaAs/AlGaAs etch SiCl 4 /Ar Based recipe GaAs e/r > 0.35 µm/min Sel to Oxide >10:1 Sel to resist > 5:1 Sel GaAs:AlGaAs 1:1 Uniformity: <  3% (4” wafer) <  5% (6” wafer) Anisotropic profile, Smooth sidewalls Requires active cooling Pictures courtesy of Oxford Instruments

12 Equipment and technological processes for manufacturing GaAs MMICs PLASMA ETCHING - 2 ICP GaAs Via Etch BCl 3 /Cl 2 Based recipe Etch rate µm/min. Sel. GaAs:PR - 5  15:1 Uniformity: <  5% (4”wafer) Vertical or sloped profile can be controlled. Active cooling required Pictures courtesy of Oxford Instruments

13 Equipment and technological processes for manufacturing GaAs MMICs PLASMA ETCHING - 2 ICP selective GaAs/AlGaAs etch BCl 3 /SF 6 Based recipe Etch rate: ~30nm/min. Sel. > GaAs:AlGaAs 50:1 GaAs:PMMA 3:1 Uniformity: <  3% (3” wafer) Low damage process Active cooling required Pictures courtesy of Oxford Instruments

14 Equipment and technological processes for manufacturing GaAs MMICs PLASMA ETCHING - 2 ICP BCl 3 /Cl 2 chemistry etch results Chemistry: BCl 3 /Cl 2 Etch rate: >100nm/min. Selectivity: >1:1 (PR mask) Uniformity: <  2% (2” wafer) <  5% (Batch 20 x 2”) Low damage process

15 Equipment and technological processes for manufacturing GaAs MMICs PLASMA ETCHING - 2 ICP BCl 3 /Cl 2 with active cooling etch Chemistry: BCl 3 /Cl 2 Etch rate: >500nm/min. Selectivity: >7:1 (SiO 2 mask) >18:1 (Ni mask) ~1:1 Uniformity: <  4% (2” wafer) Profile control: >85° (requiring mask profile >80 ° and hard mask) >70degree(PR mask, requiring profile >70 °) Low damage process With PR mask Pictures courtesy of Oxford Instruments

16 Equipment and technological processes for manufacturing GaAs MMICs PLASMA ETCHING - 2 ICP Etch Cl 2 /Ar chemistry etch results Etch rate: >1000nm/min. Selectivity: >7:1 (SiO 2 mask) >18:1 (Ni mask) Uniformity: <  2% (2” wafer) <  5% (batch 4 x 2”) <  5% (batch 20 x 2” Profile control: >85° Low damage process