Piero Belforte, HDT 1999 DYNAMIC MODELING Emmanuel Leroux, Sergio G. Rocco THOMSON-DASSAULT MODELING MEETING DAY 25.

Slides:



Advertisements
Similar presentations
ECE 3130 – Digital Electronics and Design
Advertisements

Ch 3. Digital Circuits 3.1 Logic Signals and Gates (When N=1, 2 states)
Joint Design-Time and Post-Silicon Optimization for Analog Circuits: A Case Study Using High-Speed Transmitter Yiyu Shi, Wei Yao, Lei He, and Sudhakar.
ELECTRONIC STICK FOR BLIND PEOPLE
Using Spice in Lab Practicing for Analog ASIC Design Goran Jovanović, Faculty of Electronic Engineering University of Niš Serbia and Montenegro.
Modeling and Simulation for Power Electronics and Electrical Drives dr. ir. P.J. van Duijsen Simulation Research Haus der Technik, München, 2003.
1 Final Presentation Stas G.Alex A. guided by Meir Nakar.
High speed digital systems Project Status D0913 Avital Katz Elad Yaniv D0913 Avital Katz Elad Yaniv.
AZIZ112/MAPLD2004 Printed Circuit Board Simulation: A Look at Next Generation Simulation Tools and Their Correlation to Laboratory Measurements Shahana.
IPC Digital Circuits Digital circuits are composed of electronic components that can provide state information (1 or 0), as a function of.
01/30/04 *Other brands and names are the property of their respective owners Page 1 Futures Subcommittee Proposed “New” Futures Subcommittee To create,
Mobile Controlled Car Students : Tasneem J. Hamayel Hanan I. Mansour Supervisor : Dr.Aladdin.
HARDWARE INTERFACE FOR A 3-DOF SURGICAL ROBOT ARM Ahmet Atasoy 1, Mehmed Ozkan 2, Duygun Erol Barkana 3 1 Institute of Biomedical Engineering, Bogazici.
An accurate and efficient SSO/SSN simulation methodology for 45 nm LPDDR I/O interface Dr. Souvik Mukherjee, Dr. Rajen Murugan (Texas Instruments Inc.)
By Brian Sutherland and Chou Peter Hoang
Advanced Control of Marine Power System
Electrical and Computer Engineering University of Cyprus LAB 1: VHDL.
06/02/04 *Other brands and names are the property of their respective owners Page 1 New IBIS Cookbook 1.0 Introduction.
Floyd Digital Fundamentals, 9/e Copyright ©2006 by Pearson Education, Inc. Upper Saddle River, New Jersey All rights reserved. Slide 1 Digital Fundamentals.
Validation of EIAJ IMIC Models Raj Raghuram Applied Simulation Technology IBIS Summit Dec. 7, 1998.
CONTENTS: 1.Abstract. 2.Objective. 3.Block diagram. 4.Methodology. 5.Advantages and Disadvantages. 6.Applications. 7.Conclusion.
The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – 30 Lab 2: NAND gate.
BLDC Motor Speed Control with RPM Display. Introduction BLDC Motor Speed Control with RPM Display  The main objective of this.
US ADC (Analogue to Digital Conversion) and DAC (Digital to Analogue Conversion) 4 Weeks 3 Credits.
The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE122 – 30 Lab 2: NAND gate.
Simulation [Model]s in IBIS Bob Ross, Teraspeed Labs Future Editorial Meeting April 22, 2016 Copyright 2016 Teraspeed Labs 1.
Piero Belforte, HDT High Design Technology presentation by Alessandro Arnulfo (1998).
Piero Belforte, HDT High Design Technology presentation by Alessandro Arnulfo (1999).
Piero Belforte, HDT Signal Integrity & EMC
Piero Belforte, 1999 H.D.T. Italia S.r.l. PRESENTATION Emmanuel LEROUX Chief Application Engineer.
Piero Belforte, HDT 1999: MULTIBOARD SIMULATION Emmanuel LEROUX Chief Application Engineer.
Piero Belforte, HDT 1999:OMEGA 2 MEETING ETH AEROSPATIALE MATRA ZUKEN-REDAC TURIN MAY 6,
Piero Belforte, HDT-CSELT: TECHNIQUES DE MODELISATION POUR LES COMPOSANTS ACTIFS E. Leroux, R. Ene F. Maggioni CEM COMPO 99 - TOULOUSE - 14, 15 Janvier 1999.
Piero Belforte, HDT: PRESTO Post-layout Rapid Exhaustive Simulation and Test of Operation.
Piero Belforte, HDT GENERAL OVERVIEW by Emmanuel LEROUX Chief Application Engineer 1999.
Piero Belforte, HDT 1998 :DWS Digital Wave Simulator.
Piero Belforte, HDT May 1999: MOD_ENV 3.2 Training Course Version 1.0 By Carla Giachino.
Piero Belforte, HDT 1999: PRESTO POWER by Alessandro Arnulfo.
High Speed Properties of Digital Gates, Copyright F. Canavero, R. Fantino Licensed to HDT - High Design Technology
TERMINATIONS Copyright F. Canavero, R. Fantino Licensed to HDT - High Design Technology.
Piero Belforte, HDT 1999: Modeling for EMC and High Frequency Devices, DAC 1999,New Orleans USA.
Piero Belforte, HDT 1998: Advanced Simulation and Modeling for Electronic System Hardware Design Part1 .
Piero Belforte, HDT 1998: Advanced Simulation and Modeling for Electronic System Hardware Design Part2 .
Piero Belforte, HDT, April 14, 2000, RISIP Project Radiated Immunity Simulation for Industrial Processes by Mariateresa Cosso.
Piero Belforte, HDT, April 14, 2000 RISIP: Radiated Immunity 3-D Simulation for Industrial Processes 1 RISIP methodologies and software solutions.
Piero Belforte, HDT, July 2000: MERITA Methodology to Evaluate Radiation in Information Technology Application, methodologies and software solutions by Carla Giachino,
Piero Belforte, HDT. Year 2000, RISIP Project : objectives, activities and results by Razvan Ene.
Piero Belforte, CSELT July 6th 2000: Integrated Circuits Modeling Service based on ATE Equipment (Schlumberger ITS9000)
Piero Belforte, CSELT/HDT, 1998: PCB RADIATED EMISSION PREDICTION AND VALIDATION
Dept. of Electrical and Computer Eng., NCTU
An Unobtrusive Debugging Methodology for Actel AX and RTAX-S FPGAs
EMC of ICs Practical Trainings
ECE 3130 Digital Electronics and Design
VLSI Testing Lecture 5: Logic Simulation
Introduction to Tanner EDA T-Spice
VLSI Testing Lecture 5: Logic Simulation
Vishwani D. Agrawal Department of ECE, Auburn University
Chapter 3 Simulation for BLDC Motor Drives
Low Power and High Speed Multi Threshold Voltage Interface Circuits
Workshop on INTRODUCTION OF MATLAB/SIMULINK TOOLS AND THEIR APPLICATION conducted by EEE/CCET 11/13/2018 workshop on 01/12/2010.
Introduction to H-Bridge
University of Colorado at Boulder
Garimella Srinivas Gottiparthy Ramraj Vippa Prakash
Document 2.2: ESS group structure working under the ITDG and the DIME
DUT vs DIA Device Under Test vs Device In Action
New IBIS Cookbook 1.0 Introduction 2.0 Pre-Modeling Steps
UNIT 9 Relays.
Chapter 10 Introduction to VHDL
UNIT 9 Relays.
Presentation transcript:

Z U K E N R E D A C ZUKEN-REDAC ACTIVE COMPONENTS’ DYNAMIC MODELING APPROACH Emmanuel Leroux, Sergio G. Rocco THOMSON-DASSAULT MODELING MEETING DAY 25 January 1999

Z U K E N R E D A C ZUKEN-REDAC HDT Founded in 1990 to develop and market high-performance EDA tools Focused on: –signal integrity –hardware modeling –design & validation of digital systems –EMC/EMI issue

Z U K E N R E D A C ZUKEN-REDAC The STRATEGY SPRINTfast algorithm SIGHTSfriendly waveform viewer TDRinstrumentation interfaces MOD_ENVaccurate modeling

Z U K E N R E D A C ZUKEN-REDAC Modeling Stages SPICEIC oriented IBISBehavior oriented SPRINTDynamically measured

Z U K E N R E D A C ZUKEN-REDAC USERS ’ REQUIREMENTS QUALITYExperimental measurements DELAYAutomated process COSTPartnership commitments

Z U K E N R E D A C ZUKEN-REDAC CONTENTS INTRODUCTION DISPERSION OF ELECTRICAL PARAMETERS OF COMPONENTS A MODELLING METHOD BASED ON TDR A MORE COMPLETE MODEL CONCLUSION, A METHODOLOGY IS PROPOSED

Z U K E N R E D A C ZUKEN-REDAC INTRODUCTION To simulate Printed Circuit Boards There is a need for realistic components’ models You have: SPICE, IBIS But: Components suffer from dispersion of their electrical parameters Solution: A modeling methodology well adapted to EMC & high speed designs

Z U K E N R E D A C ZUKEN-REDAC DISPERSION OF COMPONENTS’ ELECTRICAL PARAMETERS Unloaded output voltage Rise & fall times Clamping diodes Input threshold Input or output capacitance

Z U K E N R E D A C ZUKEN-REDAC A MODELLING METHOD BASED ON TDR: description

Z U K E N R E D A C ZUKEN-REDAC A MODELING METHOD BASED ON TDR: CMOS input

Z U K E N R E D A C ZUKEN-REDAC A MODELING METHOD BASED ON TDR: CMOS input

Z U K E N R E D A C ZUKEN-REDAC A MODELING METHOD BASED ON TDR: CMOS output

Z U K E N R E D A C ZUKEN-REDAC FREQ[GHz] dBV IBIS-like model Enhanced model measured Validity limit for IBIS-like model Validity limit for Enhanced model Comparison between an IBIS-like and an enhanced model

Z U K E N R E D A C ZUKEN-REDAC A MORE COMPLETE MODEL

Z U K E N R E D A C ZUKEN-REDAC Example of special component model AC02 (four NOR): gnd vcc standard receiver model R 1V 0V Delay Single NOR model Four NOR models A B OUT standard driver model pin crosstalk model.. timing/logic core

Z U K E N R E D A C ZUKEN-REDAC CONCLUSION & PROPOSAL FOR AN INDUSTRIAL USE OF THE METHODOLOGY A modeling method permits to avoid the dispersion of certain electrical parameters of components and can be used by all HDT tools and THRIS environment But it can not be applied to all components placed on an industrial board Solution: a methodology that uses standard libraries with SPICE or IBIS models for most of the board ’s components builds enhanced models for critical components (for example improving existing IBIS models) using Models provider (for instance HDT)