Piero Belforte, HDT 1998: Advanced Simulation and Modeling for Electronic System Hardware Design Part1 .

Slides:



Advertisements
Similar presentations
FPGA (Field Programmable Gate Array)
Advertisements

Crashworthiness and High Strain Rate Material Testing Test Development for Vehicle Crash Conditions Motivation: The current vehicle design approaches result.
Electronics’2004, Sozopol, September 23 Design of Mixed Signal Circuits and Systems for Wireless Applications V. LANTSOV, Vladimir State University
BHEL – Electronics Division, Bangalore
Hardware/Software System Design and Validation Dr. Xiaoyu Song Networked Sensors Architecture Platform based on Component-based.
IC Interconnect Modeling Dr. Paul Van Halen PROBLEM  Resistive, capacitive and inductive effects in circuit interconnect.
University of Kansas ITTC Research Overview Victor S. Frost Dan F. Servey Distinguished Professor Electrical Engineering and Computer Science Executive.
Digital Circuit Implementation. Wafers and Chips  Integrated circuit (IC) chips are manufactured on silicon wafers  Transistors are placed on the wafers.
Bringing your technology to life…
IT in Business Enterprise and Personal Communications Networks Lecture – 07.
Sub- Nyquist Sampling System Hardware Implementation System Architecture Group – Shai & Yaron Data Transfer, System Integration and Debug Environment Part.
Effects of RF Pulses on Circuits and Systems – Pieces UMCUUI C 1 UIUCUH Initial Problems Pieces Develop Understanding of Coupling Early Catalog of Expected.
OV Copyright © 2013 Logical Operations, Inc. All rights reserved. WAN Infrastructure  WAN Transmission Technologies  WAN Connectivity Methods 
2 Systems Architecture, Fifth Edition Chapter Goals Discuss the development of automated computing Describe the general capabilities of a computer Describe.
1 An FPGA-Based Novel Digital PWM Control Scheme for BLDC Motor Drives 學生 : 林哲偉 學號 :M 指導教授 : 龔應時 IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, VOL.
1 Review - Computing Basics n Key points: u Computer Hardware and Software. u Binary Number System u Networking Terminology F Networking F LANs F WANs.
Network Environments. Communications Networks LAN – Local Area Network Collection of Computers and peripherals with a common connection in one building.
Welcome to the Department of Engineering Contact us: (207)
Advanced SW/HW Optimization Techniques for Application Specific MCSoC m Yumiko Kimezawa Supervised by Prof. Ben Abderazek Graduate School of Computer.
High Performance Embedded Computing © 2007 Elsevier Chapter 1, part 2: Embedded Computing High Performance Embedded Computing Wayne Wolf.
CSE 494: Electronic Design Automation Lecture 2 VLSI Design, Physical Design Automation, Design Styles.
J. Christiansen, CERN - EP/MIC
The Balance Between Theoretical and Practical Work Within Electrical and Computer Engineering Courses Dr. Bahawodin Baha March Development Partnerships.
© 2012 xtUML.org Bill Chown – Mentor Graphics Model Driven Engineering.
Effects of RF Pulses on Circuits and Systems – Pieces UMCUUI C 1 UIUCUH Longer-Term Coupling Analysis Pieces Develop Understanding of Complex Coupling.
© H. Heck 2008Section 2.71 Module 2:Measurement Topic 7:Time Domain Reflectometry OGI EE564 Howard Heck.
An accurate and efficient SSO/SSN simulation methodology for 45 nm LPDDR I/O interface Dr. Souvik Mukherjee, Dr. Rajen Murugan (Texas Instruments Inc.)
The Interconnect Modeling Company™ High-Speed Interconnect Measurements and Modeling Dima Smolyansky TDA Systems, Inc.
CHAPTER 1 Introduction to ECADD DENC 2533 ECADD. FIRST!!!! Visit my website at and choose Teaching TAB and click at the ECADD subjectwww.asyrani.com.
Advanced SW/HW Optimization Techniques for Application Specific MCSoC m Yumiko Kimezawa Supervised by Prof. Ben Abderazek Graduate School of Computer.
EKT 441 MICROWAVE COMMUNICATIONS CHAPTER 3: MICROWAVE NETWORK ANALYSIS (PART 1)
Course Description/001 Objectives in This Course 1. Understanding components in computer networks - What are the major network hardware components? - What.
SUBJECT : DIGITAL ELECTRONICS CLASS : SEM 3(B) TOPIC : INTRODUCTION OF VHDL.
Piero Belforte, HDT High Design Technology presentation by Alessandro Arnulfo (1999).
Piero Belforte, HDT 1999: MULTIBOARD SIMULATION Emmanuel LEROUX Chief Application Engineer.
Piero Belforte, HDT: PRESTO Post-layout Rapid Exhaustive Simulation and Test of Operation.
Piero Belforte, HDT 1999: PRESTO POWER by Alessandro Arnulfo.
Piero Belforte, HDT 1998: Advanced Simulation and Modeling for Electronic System Hardware Design Part2 .
Piero Belforte, HDT, April 14, 2000, RISIP Project Radiated Immunity Simulation for Industrial Processes by Mariateresa Cosso.
Piero Belforte, CSELT July 6th 2000: Integrated Circuits Modeling Service based on ATE Equipment (Schlumberger ITS9000)
Piero Belforte 2010 : WE WERE PIONEERS, EARLY APPLICATIONS OF DIGITAL WAVE SIMULATORS (CSELT,YEARS 70s)
EMT 351/4 DIGITAL IC DESIGN Week # 1 EDA & HDL.
Programmable Logic Devices
Programmable Logic Device Architectures
Develop Software Earlier
ELEC 7770 Advanced VLSI Design Spring 2016 Introduction
VLSI Design Methodologies
EKT 356 MICROWAVE COMMUNICATIONS
THE PROCESS OF EMBEDDED SYSTEM DEVELOPMENT
Introduction to Networking & Telecommunications
Biomedical Signal processing Chapter 1 Introduction
Project Members: M.Premraj ( ) G.Rakesh ( ) J.Rameshwaran ( )
An Overview of the ITTC Networking & Distributed Systems Laboratory
McGraw-Hill Technology Education
Sub – 1 Ohm Broadband Impedance Matching Network
ELEC 7770 Advanced VLSI Design Spring 2014 Introduction
Anne Pratoomtong ECE734, Spring2002
Matlab as a Development Environment for FPGA Design
ELEC 7770 Advanced VLSI Design Spring 2012 Introduction
Biomedical Signal processing Chapter 1 Introduction
Recent Advancements in Circuit Simulation Technology
ELEC 7770 Advanced VLSI Design Spring 2010 Introduction
Introduction to Programmable Logic Devices
VHDL Introduction.
HIGH LEVEL SYNTHESIS.
McGraw-Hill Technology Education
Biomedical Signal processing Chapter 1 Introduction
N-port Network Port reference Line Impedance Port Voltage & Current.
Programmable logic and FPGA
Presentation transcript:

ABSTRACT Advanced Simulation and Modeling for Electronic System Hardware Design 1 of 52

Advanced Simulation and Modeling for Telecom System Hardware Design 2 of 52

Outline X Requirements for simulation tools X PRESTO: New software to met these needs X Measurements-based modeling X Modeling specifics for many kinds of devices X Detailed case study: Point-to-point ATM Interconnect X Other telecommunications applications 3 of 52

Digital Communications’ Design Process Hardware/Software Integration & Test System Verification & Debugging Functional Conformance Verification Early Production Test System & Mnfg Process Verification & Debugging Process Architecture Low-level Code Debug Unit test Optimisation Test System Design Comp. Source & Evaluation PCB Design * ASIC/ FPGA Design System Design * Component design NIC, Fabric & CPU Prototype Turn-on System Analysis & DesignManufacturing Process Design Tool Selection Architectural Design Investigation Hardware Design Application Code Debug Unit test Optimisation To Manufacturing, Field Trials and Conformance Labs Mfng Process Design 4 of 52

The Need for Advanced Tools X Modern communications systems present new challenges in speed and complexity SONET/SDH (155 MOPS to 2.4 GBPS) Switching Systems for B- ISDN Þ STM crossconnects Þ ATM switches Þ High-speed LANs Þ GSM Y Technology advances complicate the difficulty Þ High-density component technology Þ Very fast edge rates in components Þ Large-scale system Integration 5 of 52

Requirements of These Tools Y Simulate large systems Y Handle signal integrity effects Y Very fast; to enable “what-if” analyses. Y Model all system components. Y Derive models from various sources. Þ Vendor data/ IBIS models Þ EM field solvers Þ Spice analysis Þ Measurements of actual devices Y Provide accurate results. 6 of 52

Comparison With Conventional Simulation Tools Y Spice-based simulation  Very good driver/receiver models  Reliable and familiar  In widespread use  Difficult to simulate large systems. l Slow, especially with T-lines & inductors. l Convergence problems l Limited problem size  Limitations of modeling  Analysis often net-by-net. 7 of 52

Comparison With Conventional Simulation Tools Y Special signal integrity analysis analyzers; behavioral models  Fast, compared to Spice.  Specialized for transmission line analysis.  They do rarely a real simulation; use formulas instead.  Models often of limited accuracy. 8 of 52

PRESTO Advanced Simulation & Modeling for Telecom Systems SIP IC decoupling GND VCC net coupled section via GND plane receivers drivers receiver 9 of 52

PRESTO Example : STM1 Crossconnect Simulation Versus Measurement 10 of 52

PRESTO Capabilities Y Has the speed and capacity to be an effective tool for design and validation of modern telecom systems. Y Shows all signal integrity effects. Y Can model all needed components. Ý Vendors data sheet models Ý Measurement-based models Y Provides accurate results: proven by measurements. 11 of 52

SPRINT: Fast, Full-system Simulation Y PRESTO includes the SPRINT simulator. Y SPRINT is very fast & can handle large problems. Y It uses unique digital wave, DSP-based algorithm. Ý Simulation time increases linearly with complexity. Ý Uses fixed time step. Ý No convergence problems. Y It handles efficiently inductors and transmission lines, R's, C’s, etc. Y It uses accurate, efficient behavioral models for drivers and receivers. 12 of 52

The Digital Wave Algorithm n SPRINT converts circuit to digital wave networks. n These are analyzed with fast DSP computational techniques n This method characterizes an element with the relationship of the incident and reflected waves. a = incident wave b = reflected Wave V=a+b I=(a+b)/Zo Wave Representation Digital Wave Network a b Z0Z0 Electrical Representation Electrical Network a b Z0Z0 GND v NI 13 of 52

BTM : A New Approach to Modeling 14 of 52

S-parameter Representation of Networks 15 of 52

2-Port DUT as BTM Black Box 16 of 52

Example of BTM Modeling: A Coaxial Cable 17 of 52

BTM: Modeling an Asymmetric Device 18 of 52

The Measurement Setup 19 of 52