Piero Belforte, HDT, July 2000: MERITA Methodology to Evaluate Radiation in Information Technology Application, methodologies and software solutions by Carla Giachino,

Slides:



Advertisements
Similar presentations
[ 1 ] LVDS links Servizio Elettronico Laboratori Frascati INFN - Laboratori Nazionali di Frascati G. Felici LVDS links.
Advertisements

   >>> 
High Speed Analog Serialization EECS 713 Michael Blecha.
Noise Model for Multiple Segmented Coupled RC Interconnects Andrew B. Kahng, Sudhakar Muddu †, Niranjan A. Pol ‡ and Devendra Vidhani* UCSD CSE and ECE.
Debouncing Switches Mechanical switches are one of the most common interfaces to a uC. Switch inputs are asynchronous to the uC and are not electrically.
EELE 461/561 – Digital System Design Module #5 Page 1 EELE 461/561 – Digital System Design Module #5 – Crosstalk Topics 1.Near-End and Far-End Crosstalk.
EELE 461/561 – Digital System Design Module #6 Page 1 EELE 461/561 – Digital System Design Module #6 – Differential Signaling Topics 1.Differential and.
Crosstalk Overview and Modes.
VLSI System Design – ECES 681 Lecture: Interconnect -1 Prashant Bhadri Office: Rhodes Hall - 933C Department of ECECS, College of.
PCB Design & Layout Tips
Link A/D converters and Microcontrollers using Long Transmission Lines John WU Precision Analog - Data Converter Applications Engineer
Layout Considerations of Non-Isolated Switching Mode Power Supply
Revised: Aug 1, EE4390 Microprocessors Lessons 29, 30 Welcome to the Real World!
PCB Layout Introduction
LARGE VALUE X2Y® IN DC-DC CONVERTERS All commonly deployed DC-DC converter topologies:  Buck, boost, flyback, SEPIC (Cuk topology is rare) have at least.
Transmission Line “Definition” General transmission line: a closed system in which power is transmitted from a source to a destination Our class: only.
TDS8000 and TDR Considerations to Help Solve Signal Integrity Issues.
PCB Layout Introduction
Practical Digital Design Considerations Review of Concepts Created February 2008 ©Paul R. Godin.
IPC Power Distribution Considerations A predominately important factor that should be considered in the design of a printed board is power distribution.
Modern VLSI Design 3e: Chapter 10 Copyright  1998, 2002 Prentice Hall PTR Topics n CAD systems. n Simulation. n Placement and routing. n Layout analysis.
Questions on IFPAC_SCHEMATIC. Signal Chain Preamplifier Compensation Capacitor should go to –Vs, not GND Where is resistor For compensation Network? Does.
Impact of High Impedance Mid-Frequency Noise on Power Delivery Jennifer Hsiao-Ping Tsai.
11/22/2004EE 42 fall 2004 lecture 351 Lecture #35: data transfer Last lecture: –Communications synchronous / asynchronous –Buses This lecture –Transmission.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 33: November 20, 2013 Crosstalk.
Other Transistor Circuits
1 Interconnect/Via. 2 Delay of Devices and Interconnect.
Example Snapshots From Some Of The Signal Integrity Interactive Software Modules The following slides highlight some of the output graphs/plots from the.
Modern VLSI Design 3e: Chapter 7 Copyright  1998, 2002 Prentice Hall PTR Topics n Power/ground routing. n Clock routing. n Floorplanning tips. n Off-chip.
Introduction to Clock Tree Synthesis
Exam 1 information Open book, open notes, bring a calculator Eligible topics (1 of 2) (not an exhaustive list) Everything covered up to and including transmission.
Exam 2 information Open book, open notes, bring a calculator Wednesday Dec 16, 10:30 to 1:00 pm Eligible topics (1 of 3) (not an exhaustive list) Exam.
Chapter 2. High-speed properties of logic gates.
전자파 연구실 1. Fundamentals. 전자파 연구실 1.1 Frequency and time Passive circuit elements is emphasized in high speed digital design : Wires, PCB, IC- package.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 30: November 21, 2012 Crosstalk.
MICROPROCESSOR DESIGN1 IR/Inductive Drop Introduction One component of every chip is the network of wires used to distribute power from the input power.
Piero Belforte, HDT High Design Technology presentation by Alessandro Arnulfo (1998).
Piero Belforte, HDT High Design Technology presentation by Alessandro Arnulfo (1999).
Piero Belforte, HDT 1999: MULTIBOARD SIMULATION Emmanuel LEROUX Chief Application Engineer.
Piero Belforte, HDT: PRESTO Post-layout Rapid Exhaustive Simulation and Test of Operation.
Piero Belforte, HDT 1999: PRESTO POWER by Alessandro Arnulfo.
CROSSTALK, Copyright F. Canavero, R. Fantino Licensed to HDT - High Design Technology.
Ground Planes, Copyright F. Canavero, R. Fantino Licensed to HDT - High Design Technology.
High Speed Properties of Digital Gates, Copyright F. Canavero, R. Fantino Licensed to HDT - High Design Technology
Power Distribution Copyright F. Canavero, R. Fantino Licensed to HDT - High Design Technology.
TERMINATIONS Copyright F. Canavero, R. Fantino Licensed to HDT - High Design Technology.
Piero Belforte, HDT, April 14, 2000 RISIP: Radiated Immunity 3-D Simulation for Industrial Processes 1 RISIP methodologies and software solutions.
Piero Belforte, CSELT/HDT, 1998: PCB RADIATED EMISSION PREDICTION AND VALIDATION
Piero Belforte 2010 : WE WERE PIONEERS, EARLY APPLICATIONS OF DIGITAL WAVE SIMULATORS (CSELT,YEARS 70s)
RASH DRIVING WARNING SYSTEM FOR HIGHWAY POLICE
4. Operational Amplifiers
Single Ended Measuring Modes of ELQ 30A+
THE CMOS INVERTER.
High-Speed Serial Link Layout Recommendations –
How to debug PMP systems A guideline for Application Engineers
EMC Lab presentation.
Crosstalk Overview and Modes.
PCB Design & Layout Tips
Electromagnetic Compatibility BHUKYA RAMESH NAIK 1.
SIDDAGANGA INSTITUTE OF TECHNOLOGY
Day 33: November 19, 2014 Crosstalk
Open book, open notes, bring a calculator
Open book, open notes, bring a calculator
Timing Analysis 11/21/2018.
Day 31: November 23, 2011 Crosstalk
Crosstalk Overview and Modes.
Wire Indctance Consequences of on-chip inductance include:
Crosstalk Overview and Modes.
Presentation transcript:

July MERITA:Methodology to Evaluate Radiation in Information Technology Application 1 MERITA methodologies and software solution Alessandro Arnulfo Carla Giachino H.D.T. Italia s.r.l.

July MERITA:Methodology to Evaluate Radiation in Information Technology Application 2 MERITA methodologies and software solution Starting Point Power planes modelling PRESTO_POWER environment

July MERITA:Methodology to Evaluate Radiation in Information Technology Application 3 MERITA methodologies and software solution PRESTO_POWER environment Starting point: –One (eventually all) of the simulation levels available in PRESTO_POWER ver. 1.0: signal transmission trace crosstalk simultaneous switching noise trace supply distribution analysis trace radiated emission evaluation what-if analysis

July MERITA:Methodology to Evaluate Radiation in Information Technology Application 4 MERITA methodologies and software solution PRESTO_POWER environment CAD Extraction Sim. Set up Creation of SPRINT netlist SPRINT Evaluation of radiated field Display of spectrum radiated field Link of circuital model of planes to the other circuit elements. Estimation of field radiated by loops Emission maps display Extraction of areas and planes shape Possibility to model planes or not and to take into account loops or not

July MERITA:Methodology to Evaluate Radiation in Information Technology Application 5 MERITA methodologies and software solution Thank you for your attention. Alessandro Arnulfo is going to present you now details on MERITA software solution

July MERITA:Methodology to Evaluate Radiation in Information Technology Application 6 MERITA methodologies and software solution POWER PLANES MODELLING CURRENT LOOP ANALYSIS

July MERITA:Methodology to Evaluate Radiation in Information Technology Application 7 MERITA methodologies and software solution Phenomena requiring power/ground planes modelling Power planes model Current Loops Analysis

July MERITA:Methodology to Evaluate Radiation in Information Technology Application 8 MERITA methodologies and software solution Power planes modelling is necessary to simulate effects such as: Ground Bounce Filtering Current Loops Radiation

July MERITA:Methodology to Evaluate Radiation in Information Technology Application 9 MERITA methodologies and software solution GROUND BOUNCE input stage from driver interconnection and loads VCC GND Iout Vcc lead Gnd lead ChipVcc ChipGnd to other outputs and inputs of the chip Vout Vsso Ground bounce occurs when one digital output switches, due to the fact that a chip is incapsulated in a package with non- ideal pins.

July MERITA:Methodology to Evaluate Radiation in Information Technology Application 10 MERITA methodologies and software solution Output state change Charge drained through lead inductances Current pulses inducing Voltage drops GROUND BOUNCE

July MERITA:Methodology to Evaluate Radiation in Information Technology Application 11 MERITA methodologies and software solution Internal circuitry operates with a different ground reference If ground bounce exceeds logic thresholds, false logic transitions can occur GROUND BOUNCE consequences: Output bouncing below ground The negative voltage may be large enough to damage the input of the IC being driven

July MERITA:Methodology to Evaluate Radiation in Information Technology Application 12 MERITA methodologies and software solution Power planes modelling is necessary to simulate the noise propagation and ground bounce effect on signals

July MERITA:Methodology to Evaluate Radiation in Information Technology Application 13 MERITA methodologies and software solution FILTERING Gate Power source Very large power supply inductance Power supply input droops to zero The gate may no longer work or break into oscillation

July MERITA:Methodology to Evaluate Radiation in Information Technology Application 14 Gate Power source Bypass capacitor MERITA methodologies and software solution - Bypass capacitor insertion - Filtering through interplane capacitance between power planes SOLUTION:

July MERITA:Methodology to Evaluate Radiation in Information Technology Application 15 MERITA methodologies and software solution Power planes modelling is necessary to simulate the power planes filtering effect optimize bypass capacitors placement on a PCB

July MERITA:Methodology to Evaluate Radiation in Information Technology Application 16 MERITA methodologies and software solution POWER PLANES MODELLING

July MERITA:Methodology to Evaluate Radiation in Information Technology Application 17 MERITA methodologies and software solution Metal areas modelling: POWER NET :PLANES SPLITTED PLANES SIGNAL NET Areas Connections Topology SEGMENT - AREA VIA - AREA PIN - AREA

July MERITA:Methodology to Evaluate Radiation in Information Technology Application 18 MERITA methodologies and software solution 50% 0% 100%

July MERITA:Methodology to Evaluate Radiation in Information Technology Application 19 MERITA methodologies and software solution Z 2Z UNIFORM Td

July MERITA:Methodology to Evaluate Radiation in Information Technology Application 20 MERITA methodologies and software solution Circuital Simulator: SPRINT Based on Digital Signal Processing technique Works in Time Domain, with fixed Time step Simple algorithm Speed Robustness Simulation time  number of nodes

July MERITA:Methodology to Evaluate Radiation in Information Technology Application 21 MERITA methodologies and software solution Grid choice analysis Each metal area can have a different, optimized grid step Parameters related to the grid step: Tstep:minimum time resolution Max Nrow, max Ncoluser-defined grid limits Tstep Propagation speed Dstep (space resolution) Cells must have dimensions multiple of dstep and can not be more than N

July MERITA:Methodology to Evaluate Radiation in Information Technology Application 22 MERITA methodologies and software solution Characteristic impedances are evaluated depending on the cross-section: MICROSTRIP STRIPLINE

July MERITA:Methodology to Evaluate Radiation in Information Technology Application 23 MERITA methodologies and software solution Planes modelling user interface: The user can choose to model signal and power areas or not Gridding settings

July MERITA:Methodology to Evaluate Radiation in Information Technology Application 24 MERITA methodologies and software solution CURRENT LOOP ANALYSIS

July MERITA:Methodology to Evaluate Radiation in Information Technology Application 25 MERITA methodologies and software solution Differential Mode Current Loop: BYPASS LOOP currents flowing between the power pins of Ics and bypass capacitance SIGNAL LOOP currents on lines driven by output pins with their return on ground plane Now evaluated by PRESTO_POWER Already taken into account by EmiR

July MERITA:Methodology to Evaluate Radiation in Information Technology Application 26 MERITA methodologies and software solution BYPASS LOOP VCC GND IC ELM NOISE

July MERITA:Methodology to Evaluate Radiation in Information Technology Application 27 MERITA methodologies and software solution TL Cload Ron L Cb ILoop Rin Lpkg Cin Zin 2 1 Passing-through current F res = 1 / 2  Lpkg Cin

July MERITA:Methodology to Evaluate Radiation in Information Technology Application 28 MERITA methodologies and software solution Evaluation of radiation spectrum of bypass loop currents in near field condition: Zin seen at power pins Logical ports rise time Loop area (package-dependent) Distance (1/ r 2 ) VCC GND IC Lsocket & Lpin Interplane cap.

July MERITA:Methodology to Evaluate Radiation in Information Technology Application 29 MERITA methodologies and software solution Display of results: Emission Maps Board areas are coloured depending on the emission value, at a user-selected frequency or over the whole freq. range

July MERITA:Methodology to Evaluate Radiation in Information Technology Application 30 MERITA methodologies and software solution Thank you for your attention.