Piero Belforte 2014: DWS COAXIAL CABLE FREQUENCY RESPONSE (SpicySWAN)

Slides:



Advertisements
Similar presentations
CIRCUIT ANALYSIS USING PSPICE Writing Netlist
Advertisements

Analysis and Design of Power Electronic Circuits using Orcad
Lecture on PSpice. Introduction to SPICE  SPICE was originally developed at the University of California, Berkeley (1975).  Simulation Program for Integrated.
AUP2G57 configured as flip flop Dual Configurable Logic Design Contest.
Pspice Simulations - Intro. To Capture/PSpice - Simulation of EST - Simulation of Existing Test Beam.
Rectifier-Capacitor Threshold Tracer for mu2e Straw Chamber Wu, Jinyuan Fermilab Jan
Piero Belforte, Spartaco Caniggia June , TDR measurements and simulations of RGU 58 coaxial cable S-parameters.
TDR MEASUREMENT OF RGU58 COAXIAL CABLE S-PARAMETERS Piero Belforte Spartaco Caniggia, June
Piero Belforte 2015: SPICY SWAN SIMULATIONS EXAMPLES
Piero Belforte 2014: DWS PHASE METER (SpicySWAN)
Piero Belforte 2013: DWS TRANSMISSION LINE OSCILLATOR (SpicySWAN)
Piero Belforte, CSELT June 1995: THRIS SLIDES.
Piero Belforte 2013: DWS CHARGE CONSERVATION (Spicy SWAN)
Piero Belforte 2014: BEATTY LINE by DWS (Spicy SWAN)
Date of download: 10/11/2017 Copyright © ASME. All rights reserved.
VLSI Testing Lecture 5: Logic Simulation
Flip Flops.
FIGURE 5.1 Block diagram of sequential circuit
Multivibrator.
Latches and Flip-flops
Chapter 6 -- Introduction to Sequential Devices
Introduction to PSpice
JANUARY FEBRUARY MARCH APRIL MAY JUNE JULY AUGUST SEPTEMBER
JANUARY FEBRUARY MARCH APRIL MAY JUNE JULY AUGUST SEPTEMBER

Project 3 Build an Astable Multivibrator
MON TUE WED THU
GANTT CHARTS Example Text Text Here Text Here Text Here Text Here
1   1.テキストの入れ替え テキストを自由に入れ替えることができます。 フチなし全面印刷がおすすめです。 印刷のポイント.
JANUARY FEBRUARY MARCH APRIL MAY JUNE JULY AUGUST SEPTEMBER
January MON TUE WED THU FRI SAT SUN
January MON TUE WED THU FRI SAT SUN
2017 Jan Sun Mon Tue Wed Thu Fri Sat
Chis status report.
Project 3 Build an Astable Multivibrator
ANNUAL CALENDAR HOLIDAYS JANUARY FEBRUARY MARCH APRIL MAY JUNE
HOLIDAYS ANNUAL CALENDAR JANUARY FEBRUARY MARCH APRIL MAY JUNE
January Sun Mon Tue Wed Thu Fri Sat
January MON TUE WED THU FRI SAT SUN
January MON TUE WED THU FRI SAT SUN
ECE 3130 – Digital Electronics and Design
Jan Sun Mon Tue Wed Thu Fri Sat
HOLIDAYS ANNUAL CALENDAR JANUARY FEBRUARY MARCH APRIL MAY JUNE
2008 Calendar.
S M T W F S M T W F
January MON TUE WED THU FRI SAT SUN
Sun Mon Tue Wed Thu Fri Sat
2 0 X X s c h e d u l e 1 MON TUE WED THU JANUARY 20XX FRI SAT SUN MEMO.
January MON TUE WED THU FRI SAT SUN
JANUARY 1 Sun Mon Tue Wed Thu Fri Sat
Calendar
January MON TUE WED THU FRI SAT SUN
JANUARY 1 Sun Mon Tue Wed Thu Fri Sat
Sun Mon Tue Wed Thu Fri Sat
Chapter 5 Sequential Circuits.

1/○~1/○ weekly schedule MON TUE WED THU FRI SAT SUN MEMO
January MON TUE WED THU FRI SAT SUN
S M T W F S M T W F
2016 | 10 OCT SUN MON TUE WED THU FRI SAT
Sun Mon Tue Wed Thu Fri Sat
JANUARY 1 Sun Mon Tue Wed Thu Fri Sat
Spice Seminar Simulation Program with Integrated Circuit Emphasis.
TIMELINE NAME OF PROJECT Today 2016 Jan Feb Mar Apr May Jun
1 January 2018 Sun Mon Tue Wed Thu Fri Sat
1 January MON TUE WED THU FRI SAT SUN MEMO 2 February MON TUE WED THU FRI SAT SUN.
2008 Calendar.
S M T W F S M T W F
S M T W F S M T W F
1 January MON TUE WED THU FRI SAT SUN MEMO 2 February MON TUE WED THU FRI SAT SUN.
Presentation transcript:

22/12/2015Spicy Schematics & Circuit Simulation ­ Design Report © 2011­2013 iSchematics.com Home Spicy SWAN Design Report

22/12/2015Spicy Schematics & Circuit Simulation ­ Design Report © 2011­2013 iSchematics.com * 2014­11­25­03­17­36 ******************HEAD********************* *SWAN/DWS Netlist and simulation file *Copyright 1985­2014 Piero Belforte and Giancarlo Guaschino *Generated by: SPICY SWAN (ischematics.com) *File: UNAQ_RG58_25m_SCHR_VNA ****************************************** *Author: pierobelforte *Date: Sun Mar *Desc: INSERTION LOSS of 25m RG58CU *coax cable from SCHRADER IR * (fig.17). * *INSERTION LOSS by SWEPT FREQ. *50 ohm SIN GEN. & PHASE. ******************ENDHEAD****************** *CKT START R V1 9 0 PULSE(0 5GIG 0ns 50us) X PEAK_DETECT2 X PHASE_METER_180 X RG58_25M_SCHRADER_IR V PULSE(0 1GIG 0ns 10us) X VFREQ_SWEEP_50_SOFT * {RS} N_AMPLITUDE=1 N_8=2 N_5=3 N_6=4 N_7=5 N_PHASE=6 N_2=7 UN_2=8 UN_5=9 UN_6=10 UN_7=11 UN_8=12 ****************************************** *MODELS USED IN CIRCUIT ****************************************** ********************** *Spicy SWAN ­ SWAN Model File * *Author: pierobelforte * Date: Sat 12 Apr :34:37 GMT *Notes: ********************** * * {RS} N_IN=2 UN_3=3 N_OUT=4 N_3=5.SUBCKT PEAK_DETECT2 2 4 E P0 3 4 ­ GIG *TAU=2us C n R K ****************************************** *MODELS USED IN CIRCUIT ******************************************.ENDS ********************** *Spicy SWAN ­ SWAN Model File * *Author: Piero Belforte * Date: 14 June :42:04 GMT *Notes: 0 to +­180 degrees *PHASE METER *IN THRESHOLD SET * TO 1e­12V. *START­STOP *IMPLEMENTATION. *IN THRESHOLD SET * TO 1e­12V. ********************** * * {RS} UN_18=2 UN_12=3 UN_13=4 UN_10=5 UN_11=6 UN_17=7 UN_14=8 UN_15=9 N_IN1=10 N_IN2=11 N_GEN=12.SUBCKT PHASE_METER_ * IN1 IN2 OUT E THR(1E­12 0 1) 0N 1 R K C n E__ PWL( ­ ) E THR(1E­12 0 1) 0N 1 E_DEL F X SLOGIC_RSFF E_DEL F E THR(1E­12 0 1) 0N 1 E THR(1E­12 0 1) 0N 1 E_DEL F E_DEL F ****************************************** *MODELS USED IN CIRCUIT ****************************************** ********************** *Spicy SWAN ­ SWAN Model File * *Author: pierobelforte * Date: Fri 16 May :13:53 GMT

22/12/2015Spicy Schematics & Circuit Simulation ­ Design Report © 2011­2013 iSchematics.com *Notes: ********************** ** {RS} N_OUT=1 ****************************************** *MODELS USED IN CIRCUIT ****************************************** ********************** *Spicy SWAN ­ SWAN Model File * *Author: Piero Belforte * Date: Fri 16 May :09:21 GMT **********************.SUBCKT SLOGIC_RSFF *SET=2 RESET=11 Q=5 Q_BAR=10 ****************************************** *Author: Piero Belforte *Date: Wed Mar *Desc: SR Flip Flop implemented by 2 *2­INPUT Ideal NOR GATES ****************************************** V0 8 0 DC(1) R THR( GIG) R THR( GIG) R V3 3 0 DC(1) R THR( GIG) R THR( GIG) R ENDS SLOGIC_RSFF.ENDS PHASE_METER_180 ********************** *Spicy SWAN ­ SWAN Model File * *Author: Piero Belforte * Date: Wed 28 May :10:39 GMT *Notes: RG58CU 25m coax. cable at 5Gbps *derived from Fig. 17. (Impulse response from *meas. and model fit) * ********************** * * {RS} N_4=2 N_2=3 N_IN=4 UN_2=5 UN_4=6 N_OUT=7.SUBCKT RG58_25M_SCHRADER_IR 4 7 G ­2.0 S(T)=PWL( E­ E­ E­ E­ E­ E­ E­ E­ E­ E­ E­ E­ E­ E­ E­ E­ E­ E­ E­9 0 20E­9 0) C n E_DEL N ****************************************** * MODELS USED IN CIRCUIT ******************************************.ENDS RG58_25M_SCHRADER_IR ********************** *Spicy SWAN ­ Model File * *Author: Piero Belforte * Date: Tue 05 Nov :08:40 GMT **********************.SUBCKT VFREQ_SWEEP_50_SOFT ** F_IN=10 OUT=20 VREF=21 *VOLTAGE SWEPT FREQ: EHALF VF 40 0 SIN( 0 2V V(30) ) RF *modulating out voltage (soft start,50ns) EF * 50 1 *soft start (100ns) VSOFT_START 50 0 PULSE( 0 1 0ns 100ns)

22/12/2015Spicy Schematics & Circuit Simulation ­ Design Report © 2011­2013 iSchematics.com Copyright © 2011­2015 iSchematics LLC [circuit, simulation, simulator, ipad, ios, schematics, schematic, pspice for ipad, spice for ipad, spice for ios, schematic capture, circuit design, circuit design on ipad, circuit design for ipad, circuit simulation, circuit simulation for ipad, circuit simulation on ipad, electronics, electronic, Spicy Schematics, tablet, tablets, mobile, touch, ipad circuit simulator] iPhone and iPad are trademarks of Apple Inc..ENDS VFREQ_SWEEP_50_SOFT *CKT END ****************************************** *Simulations *Note: This portion below is updated when you simulate ******************************************.OPTIONS DELAYMETH=INTERPOLATION.TEMP 27.TRAN TSTEP=2e­12 TSTOP=50e­6 TSTART=.2e­6 LIMPTS=5000 V(1) V(6).END