Configuration and local monitoring

Slides:



Advertisements
Similar presentations
6 Mar 2002Readout electronics1 Back to the drawing board Paul Dauncey Imperial College Outline: Real system New VFE chip A simple system Some questions.
Advertisements

SKIROC New generation readout chip for ECAL M. Bouchel, J. Fleury, C. de La Taille, G. Martin-Chassard, L. Raux, IN2P3/LAL Orsay J. Lecoq, G. Bohner S.
EXL/R3B Calorimeters- Readout from ASIC to DAQ Ian Lazarus STFC Daresbury Laboratory.
8 th Workshop on Electronics for LHC experiments - Colmar- September 9 th -13 th 2002Gilles MAHOUT Prototype Cluster Processor Module for the ATLAS Level-1.
S. Silverstein For ATLAS TDAQ Level-1 Trigger updates for Phase 1.
IEEE 2003 Real Time Conference D. Calvet Algorithms and Architecture for the L1 Calorimeter Trigger at D0 Run IIb J. Bystricky, D. Calvet, P. Le Dû, E.
David Nelson STAVE Test Electronics July 1, ATLAS STAVE Test Electronics Preliminary V3 Presented by David Nelson.
28 June 2004 ATLAS SCT/Pixel TIM FDR/PRR Martin Postranecky TIM OVERVIEW1 ATLAS SCT/Pixel TIM FDR/PRR 28 June 2004 Physics & Astronomy HEP Electronics.
Preliminary Design of Calorimeter Electronics Shudi Gu June 2002.
Off Detector Electronics System [LNF-INFN] 1 Off Detector Electronics System Fan Unit ODEODE 1 ODEODE 2 ODEODE 3 ODEODE 4 ODEODE 5 ODEODE 6 ODEODE 7 ODEODE.
20/10/2008A. Alici - ALICE TOF Festival1 Electronics and data acquisition of the ALICE TOF detector A.Alici University and INFN, Bologna.
NEDA collaboration meeting at IFIC Valencia, 3rd-5th November 2010 M. Tripon EXOGAM2 project Digital instrumentation of the EXOGAM detector EXOGAM2 - Overview.
Mark Raymond /12/051 Trip-t & TFB Trip-t schematics signals and registers operation SiPM connection TFB block diagram functionality.
L1Calo Intro Cambridge Group, Dec 2008 Norman Gee.
September 8-14, th Workshop on Electronics for LHC1 Channel Control ASIC for the CMS Hadron Calorimeter Front End Readout Module Ray Yarema, Alan.
First ideas for the Argontube electronics Shaper, simulations Block Diagram for analog path Delta Code Data Reduction Bus system, Controller Max.
Alan Watson ATLAS Overview week, Prague, 17/09/2003 Rx   Calorimeters (LAr, Tile) 0.2x x Mb/s analogue ~75m 0.1x0.1 RoI Builder L1 CTP.
8/9/2000T.Matsumoto RICH Front End RICH FEE Overview PMT to FEE signal connection Trigger Tile Summation of Current RICH LVL-1 Trigger Module1,2 What is.
Final FED 1 Testing Set Up Testing idea and current status Preliminary results Future development Summary M. Noy
March 9, 2005 HBD CDR Review 1 HBD Electronics Preamp/cable driver on the detector. –Specification –Schematics –Test result Rest of the electronics chain.
HB LED Pulser Boards By Michael Miller The University of Iowa.
FEC electronicsRD-51 mini week, CERN, Sept Towards the scalable readout system: FEC electronics for APV25, AFTER and Timepix J.
CERN, 18 december 2003Coincidence Matrix ASIC PRR Coincidence ASIC modifications E.Petrolo, R.Vari, S.Veneziano INFN-Rome.
MEG trigger system This short presentation describes the present status of the trigger algorithms of the MEG experiment implemented on the Xilinx FPGA.
1 Carleton/Montreal Electronics development J.-P Martin (Montreal) Shengli Liu & M. Dixit (Carleton) LC TPC Meeting DESY Hamburg, 4 June 2007.
SKIROC status CERN – CALICE/EUDET electronic & DAQ meeting – 22/03/2007 Presented by Julien Fleury.
Samuel Silverstein, SYSF ATLAS calorimeter trigger upgrade work Overview Upgrade to PreProcessor MCM Topological trigger.
SKIROC status Calice meeting – Kobe – 10/05/2007.
Samuel Silverstein, Stockholm University For the ATLAS TDAQ collaboration The Digital Algorithm Processors for the ATLAS Level-1 Calorimeter Trigger.
EDAQ for R3B (and related interfaces) November 2011 Ian Lazarus.
MADEIRA Valencia report V. Stankova, C. Lacasta, V. Linhart Ljubljana meeting February 2009.
Data Transport in Particle Physics Experiments
The ALICE Electromagnetic Calorimeter
Rainer Stamen, Norman Gee
Data Transport in Particle Physics Experiments
Data Transport in Particle Physics Experiments
Kenneth Johns University of Arizona
ATLAS calorimeter and topological trigger upgrades for Phase 1
VMM ASIC ― Status Report - April 2013 Gianluigi De Geronimo
ASIC PMm2 Pierre BARRILLON, Sylvie BLIN, Selma CONFORTI,
ECAL Front-end development
Data Handling Processor v0.1 First Test Results
Readout System of the CMS Pixel Detector
L1Calo Phase-1 architechure
Data Aquisition System
Iwaki System Readout Board User’s Guide
96-channel, 10-bit, 20 MSPS ADC board with Gb Ethernet optical output
Firmware Structure Alireza Kokabi Mohsen Khakzad Friday 9 October 2015
APV Readout Controllers DAQ
FIT Front End Electronics & Readout
Cabling Lengths and Timing
Sheng-Li Liu, James Pinfold. University of Alberta
Implementation of the Jet Algorithm ATLAS Level-1 Calorimeter Trigger
Calorimeter Trigger Synchronization in CMS,
Introduction HCAL Front-End Readout and Trigger Joint effort between:
University of California Los Angeles
Synchronization Policy: HCAL will follow ECAL as much as possible
Testing the PPrASIC Karsten Penno KIP, University of Heidelberg
Level-1 Calo Monitoring
Master I/O Connectors PL12 PL14 PL21 PL20 PL17.
The ATLAS First Level Calorimeter Trigger
Trigger system Marián Krivda (University of Birmingham)
NA61 - Single Computer DAQ !
BESIII EMC electronics
BOC1 Run Thru: Agenda 14h30 Start CB Local Meeting 16h00 Break for Tea
SKIROC status CERN – CALICE/EUDET electronic & DAQ meeting – 22/03/2007 Presented by Julien Fleury.
Global chip connections
sPHENIX DOE-SC CD-1/3a Review WBS 1.5.3: CalElec Digitizers
Digitally subtracted pulse between
PHENIX forward trigger review
Presentation transcript:

Configuration and local monitoring ROD readout: 16 data lines to G-link pins, 4 towers each LVDS serial real-time data to CP & JEP 64 Analogue trigger-tower signals

PPM Multi-Chip Module ASIC LCD card To CP Analogue input card To JEP Pedestals ASIC Multi-Chip Module PPM Twisted pair Analogue input card LVDS fan-out/ cable- driver Add Discr. DAC 8-bit Threshold Pedestal offset FADC 10-bit 40 MHz clock Strobe PHOS4 0–25 ns No. of BC’s delay FIFO Bunch- crossing ID logic and Look-up table 10 1 FADC mem. LUT mem. Histogram/ Playback mem. 8 3 BC- mux Tower 2x2 sum LVDS 480 MBaud Readout to DAQ Serialisation To CP To JEP LCD card