Welcome to CRYSYS The leading supplier of high quality GaAs substrates

Slides:



Advertisements
Similar presentations
Semiconductor Device Physics
Advertisements

School of Electrical and Electronic Engineering Queen’s University Belfast, N.Ireland Course Tutor Dr R E Hurley Northern Ireland Semiconductor Research.
Silicon Wafer in Production: Type and Specification By Assoc. Prof. Dr. Uda Hashim School of Microelectronic Engineering.
Budapest University of Technology and Economics Department of Electron Devices Microelectronics, BSc course Basic semiconductor physics.
Wally Dream Job.
© 2013 Eric Pop, UIUCECE 340: Semiconductor Electronics ECE 340 Lecture 3 Crystals and Lattices Online reference:
EE105 Fall 2007Lecture 1, Slide 1 Lecture 1 OUTLINE Basic Semiconductor Physics – Semiconductors – Intrinsic (undoped) silicon – Doping – Carrier concentrations.
Czochralski Growth. Example 10% at. Al in Si I M = 10% I S = 1% k = 0.1.
Gallium Arsenide (GaAs) the Savior of the Semiconductor Neil Troy.
Chapter 3 Manufacturing Wafers 半導體製程 材料科學與工程研究所 張翼 教授.
Chapter 1 Crystal Growth Wafer Preparation.
Types of Solids Three general types 1. Amorphous ― with order only within a few atomonic and molecular dimensions (Fig. (a)) 2. Polycrystalline ― with.
Basic Crystallography 26 January 2015 Three general types of solids 1. Amorphous ― with order only within a few atomic and molecular dimensions (Fig. (a))
Pioneers in Non-contact Measurement. MTI Instruments, Inc.  Founded in now a public company listed on NASDAQ  Designs, manufactures and markets.
Pure Tungsten As a high performance materials, Pure Tungsten has high melting temperature, high density, low vapor pressure, low thermal expansion combined.
Materials Conductive materials – valence band overlaps the conduction band Conductive materials – valence band overlaps the conduction band Non conductive.
Crystal Growth Techniques
Presentation on SGS, Crystal Defects & Wafer Preparation Guided By MD. Mohiuddin Munna.
I.C. Technology Processing Course Trinity College Dublin.
Elemental silicon is melted and grown into a single crystal ingot Single crystal ingot being grown Completed silicon ingot.
Doping and Crystal Growth Techniques. Types of Impurities Substitutional Impurities Substitutional Impurities –Donors and acceptors –Isoelectronic Defects.
Lecture 1 - Review Kishore Acharya. 2 Agenda Transport Equation (Conduction through Metal) Material Classification based upon Conductivity Properties.
By: Kyle Logan MEEN  Crystals have special desired optical and electrical properties  Growing single crystals to produce gem quality stones 
Impurity Segregation Where Co is the initial concentration of th impurity in the melt.
20th European PV Solar Energy Conference and Exhibition, 6-10 June 2005, Barcelona H. Aulich, EPIA member, E. Despotou, EPIA Policy officer, H. Ossenbrink,
©2008 R. Gupta, UCSD COSMOS Summer 2008 Chips and Chip Making Rajesh K. Gupta Computer Science and Engineering University of California, San Diego.
Electron and Hole Concentrations in Extrinsic Semiconductor
Lecture 1 OUTLINE Semiconductor Fundamentals – General material properties – Crystal structure – Crystallographic notation – Electrons and holes Reading:
Neutron Transmutation Doping Conceptual Design Dr. Mosa Othman Silicon doping facility manger Egyptian Second Research Raector (ETRR-2) Atomic Energy Authority.
Io School of Microelectronic Engineering Lecture III Single Crystal Silicon Wafer Manufacturing.
Gallium Nitride Research & Development Rakesh Sohal
Solid State Synthesis Czochralski Method
Antenna Project in Cameron clean room Wafer preparation, conductor deposition, photolithography.
Chapter 1 Basic semiconductor properties. What is a Semiconductor? Low resistivity : 10  6  10  4  cm => conductor High resistivity : 
Issued: May 5, 2010 Due: May 12, 2010 (at the start of class) Suggested reading: Kasap, Chapter 5, Sections Problems: Stanford University MatSci.
P RESENTATION ON MONOLITHIC MICROWAVE INTEGRATED CIRCUITS PASSIVE COMPONENTS SUBMITTED BY:- AJAY KAUSHIK(088/ECE/09 ) NAMAN KUMAR(082/ECE/09 )
Crystal Structure and Polysilicon Preparation
SEMICONDUCTOR DEVICE FABRICATION
Nitride semiconductors and their applications
Integrated Circuits.
Prof. Jang-Ung Park (박장웅)
Basic Crystallography
Basic Crystallography
“Semiconductor Physics”
Lecture 1 OUTLINE Important Quantities Semiconductor Fundamentals
Silicon Epitaxial Wafer for Discrete
積體電路元件與製程 半導體物理 半導體元件 PN junction CMOS 製程.
Read: Chapter 2 (Section 2.2)
An Overview of Silicon-on-Sapphire CMOS Technologies
Lecture 1 OUTLINE Important Quantities Semiconductor Fundamentals
EECS143 Microfabrication Technology
EU Compound Semiconductor Materials Committee
Basic Semiconductor Physics
Introduction to Materials Science and Engineering
Global Gallium Arsenide Wafer Market Report : Trends, Forecast and Competitive Analysis 1.
Materials Conductive materials – valence band overlaps the conduction band Non conductive materials – valence band is separated from conduction.
Lecture 1 OUTLINE Semiconductor Fundamentals
Semiconductors: A General Introduction
SEMICONDUCTORS Properties
Wally Dream Job.
Basic Crystallography
EE105 Fall 2007Lecture 1, Slide 1 Lecture 1 OUTLINE Basic Semiconductor Physics – Semiconductors – Intrinsic (undoped) silicon – Doping – Carrier concentrations.
Materials Conductive materials – valence band overlaps the conduction band Non conductive materials – valence band is separated from conduction.
Elemental silicon is melted and grown into a single crystal ingot
Lecture 1 OUTLINE Basic Semiconductor Physics Reading: Chapter 2.1
Basic Crystallography
Materials Conductive materials – valence band overlaps the conduction band Non conductive materials – valence band is separated from conduction.
CSE 87 Fall 2007 Chips and Chip Making
Basic Planar Process 1. Silicon wafer (substrate) preparation
Presentation transcript:

Welcome to CRYSYS The leading supplier of high quality GaAs substrates Shinsung C&T Inc. Namdong Industrial Complex 442-82 Nonhyun-Dong, Namdong-Gu Incheon, 405-848, KOREA T) 82-32-816-6796 F) 82-32-816-6797 E-mail) ydyoon@crysys.co.kr

Who is CRYSYS? History Business 6N &7N Polycrystalline GaAs synthesis 3/2014 : Separate from Shinsung C&T 4/2014 : Establish new company Seoul [Korea map] Plant (Incheon) Business - GaAs wafer : 2”, 2.5”, 3”, 4”  Semi-conducting (SC)  Semi-insulating (SI) - GaAs polycrystalline 6N &7N Polycrystalline GaAs synthesis by VGF method - GaAs ingot

Gallium Arsenide - A Very Special Material GaAs conducts electrons with high velocity and can easily transform electrical current into light. Speed + Luminescence GaAs substrates : - Used for high frequency applications, such as amplifiers, receivers and switches in mobile phones and wireless networks - LEDs help to save valuable electricity in solid state lamps - Semiconductor laser (LD) : To play DVDs

GaAs Wafer Applications

Carrier concentration Orientation /Off orientation Products (GaAs ingot) (GaAs polycrystalline) Parameter Unit 2” wafer 3” wafer 4” wafer Growth method VGF Dopant Si Si, Undoped Carrier concentration /cm3 (0.05~4)x1018 (0.1~4)x1018 EPD /cm2 < 500 < 500, < 3,000 Orientation /Off orientation Upon request

Wafer Specifications (SC Type) Parameter Unit Diameter 2” 3” 100 mm Growth method VGF Dopant Si Conductivity type N Carrier Concentration /cm3 (0.05~4)×1018 (0.1~4)×1018 Resistivity ·cm (15~0.8)×10-3 Mobility cm2/Vs (3.5~1.5)×103 EPD Average /cm2 < 3102 < 1103 mm 50.8  0.5 76.2  0.5 100  0.5 Thickness m (240~400)  25 (300~625)  25 (350~625)  25 Orientation (1,0,0)  0.5 Off orientation Upon request Major flat length 16.0  1.5 22.2  1.5 32.5  1.5 Minor flat length 7.0  1.5 11.2  1.5 18  1.5 TTV 5 Bow 10 Warp Laser marking Polished surface P/P, P/E, As-cut

Wafer Specifications (SI Type) Parameter Unit Diameter 2” 3” 100 mm Growth method C-controlled VGF Dopant None Carrier Concentration /cm3 N/A Resistivity ·cm > 1×107 Mobility cm2/Vs > 6,000 EPD Average /cm2 < 3,000 < 5,000 mm 50.8  0.5 76.2  0.5 100  0.5 Thickness m (300~450)  25 (350~625)  25 625  25 Orientation (1,0,0)  0.5 Off orientation Upon request Major flat length 16  15 22.2  1.5 32.5  1.5 Minor flat length 7  1.5 11.2  1.5 18  1.5 TTV 5 TIR Bow 7 10 Warp Laser marking Polished surface P/P, P/E, As-cut

Manufacturing Process GROWING SHAPING SLICING EDGE GRINDING LAPPING ETCHING ETCHED STORE POLISHING CLEANING INSPECTION PACKING F/G STORE SHIPPING CHARGE PREPARATION CROPPING GRINDING INGOT STORE

Crystal Growth Technology VGF : Vertical Gradient Freeze Lowest possible temperature gradient • Home-made, fully automated VGF furnace • Furnace design and process development supported by advanced numerical simulation • Perfect diameter control due to crucible - (2 inch ~ 6 inch) • Outstanding radial symmetry, Low axial and radial temperature gradients (below 1 K/cm) • Lowest defect density available - Lower than 100/cm2 for 3, 4 inch SC wafer - 3,000/cm2 for 100 mm SI wafer

Comparison of Growth Methods VGF LEC HB Wafer Size 2” ~ 6” 3” ~ 6” ~ 2.5” Etch Pit Density Very low High Low Residual Strain Carbon Control Good - Stoichiometry/EL2 Control Moderate Poor Equipment Cost Labor Cost Amount of Waste Material

Competitive Background Cost and Quality Competitive • Automated, home made VGF furnace - Very low equipment cost and labor cost - Reduction of infrastructure cost (Electric power, Waste water etc.) - Yield improvements of crystal growth • World best crystal quality - Lowest Etch Pit Density (EPD) - Uniformity of electrical parameters on ingot and wafer • Improved wafer manufacturing technology (VGF Furnace)

Progress of Wafer Production 20,000 40,000 6,000 8,000 100,000 Y2014 Y2015 Y2016 Y2017 Y2018 Yearly, avg. 32% Capa. Up Unit : Slice/month

Technical Roadmap 2014 2015 2016 2017 2”, 3”, 4” 6” 8” Wafer Size 2”, 3”, 4” 6” 8” Applications Opto-Electronics (LED, LD, Solar cell) Micro-Electronics (Digital IC, Analog IC:GaAs MMIC) Wafer Type Semi-Conducting Semi-Insulating Wafer Description GaAs Sapphire InP, GaN