Si Sensors for Additional Tracker

Slides:



Advertisements
Similar presentations
Detector module development for the CBM Silicon Tracking System Anton Lymanets for the CBM collaboration Universität Tübingen, Kiev Institute for Nuclear.
Advertisements

ATLAS Module building at Glasgow
1 Generic Silicon Detector R&D Thomas Bergauer Institute for High Energy Physics (HEPHY) Austrian Academy of Sciences, Vienna for the SiLC Collaboration.
Workshop on Silicon Detector Systems, April at GSI Darmstadt 1 STAR silicon tracking detectors SVT and SSD.
ISL David Stuart, UC Santa Barbara May 11, 2006 David Stuart, UC Santa Barbara May 11, 2006.
PHENIX Vertex Tracker Atsushi Taketani for PHENIX collaboration RIKEN Nishina Center RIKEN Brookhaven Research Center 1.Over view of Vertex detector 2.Physics.
The LHCb Inner Tracker LHCb: is a single-arm forward spectrometer dedicated to B-physics acceptance: (250)mrad: The Outer Tracker: covers the large.
The BTeV Tracking Systems David Christian Fermilab f January 11, 2001.
Silicon Stripixel Detector Junji Tojo RIKEN Vertex2005 Lake Chuzenji, Nikko, Japan November 7-11, 2005.
David L. Winter for the PHENIX Collaboration PHENIX Silicon Detector Upgrades RHIC & AGS Annual Users' Meeting Workshop 3 RHIC Future: New Physics Through.
Bump Bonding and Thinning of Hybrid Pixel Detectors Kiyoshi Tanida (RIKEN) Johann M. Heuser (RIKEN) PHENIX upgrade workshop, Aug 2002 Contents Bump bonding.
RC chip Junji Tojo RIKEN VTX Meeting February 9 th, 2005.
PHENIX Silicon Pixel Detector Construction, Operation, and the first Results Atsushi Taketani RIKEN Nishina center RIKEN Brookhaven Research Center Outline.
1 SiLC sensors for the LP-TPC Thomas Bergauer Institute for High Energy Physics (HEPHY) Austrian Academy of Sciences, Vienna for the SiLC Collaboration.
Silicon Inner Layer Sensor PRR, 8 August G. Ginther Update on the D0 Run IIb Silicon Upgrade for the Inner Layer Sensor PRR 8 August 03 George Ginther.
Pixel hybrid status & issues Outline Pixel hybrid overview ALICE1 readout chip Readout options at PHENIX Other issues Plans and activities K. Tanida (RIKEN)
David Emschermann CBM Collaboration Meeting - GSI – 12/04/2010 TRD geometry in CBMroot and conclusions for detector module design David Emschermann Institut.
1 Engineering issues for FPCCD VTX Detector Y. Sugimoto KEK July 24, 2007.
Foundry Characteristics
Fine Pixel CCD for ILC Vertex Detector ‘08 7/31 Y. Takubo (Tohoku U.) for ILC-FPCCD vertex group ILC vertex detector Fine Pixel CCD (FPCCD) Test-sample.
EUDET JRA3 ECAL and FEE C. de La Taille (LAL-Orsay) EUDET status meeting DESY 10 sep 2006.
Status of Hamamatsu Silicon Sensors K. Hara (Univ of Tsukuba) Delivery leakage current at 150V & 350V number of defect channels wafer thickness & full.
2 Silicon pixel part Done and to be written Written! Under way To be done Introduction 1.Hybrid Pixel Assembly Concept 2.Silicon sensor 1.First thinned.
CLIC_ILD vertex detector modules and stave Layout Mathieu Benoit 15/03/12 mini workshop on engineering aspects of the CLIC vertex detectors 1.
Thin Silicon R&D for LC applications D. Bortoletto Purdue University Status report Hybrid Pixel Detectors for LC.
Swadhin Taneja Stony Brook University On behalf of Vertex detector team at PHENIX Collaboration 112/2/2015S. Taneja -- DNP Conference, Santa Fe Nov 1-6.
Vertex Detector Options and R&D Requirements Upgrade DC Meeting December 11, 2002 Yuji Goto (RIKEN/RBRC) for the Silicon USG.
At the HERA collider in Hamburg an experiment (ZEUS) has been built to study electron-proton collisions. For the near future an upgrade of this experiment.
PHENIX Silicon Vertex Tracker. Mechanical Requirements Stability requirement, short and long25 µm Low radiation length
1 Silicon Vertex Detector at PHENIX Atsushi Taketani RIKEN / RBRC 1.Physics Goal 2.Detector Concept 3.Structure 4.Pixel detector 5.Strip detector 6.Summary.
Some thoughts on Tracking System for Stage 1 HPS Simon Kwan Fermilab 09/19/2011.
CBM Silicon Tracking System. Microstrip Detector Module Assembly and Test V.M. Pugatch Kiev Institute for Nuclear Research GSI (CBM experiment), Darmstadt.
18 March 2009 Thomas Bergauer Prototype batch of DSSD from commercial vendors & Proposal for SVD Layout HEPHY Vienna.
Silicon Detector Tracking ALCPG Workshop Cornell July 15, 2003 John Jaros.
Trends and synergies in solid state tracking R&D Executive Summary of the session Frank Hartmann.
Solid State Detectors for Upgraded PHENIX Detector at RHIC.
D. M. Lee, LANL 1 07/10/07 Forward Vertex Detector Overview Technical Design Overview Design status.
PHENIX Vertex Detector with Conventional Strip Sensors Abhay Deshpande Stony Brook University.
Pixel Atsushi Taketani RIKEN RIKEN Brookhaven Research Center 1.Overview of Pixel subsystem 2.Test beam 3.Each Components 4.Schedule 5.Summary.
SiD Muon Detector Progress. Overall concept 2 There are slots in the iron. We will insert modules of orthogonal strips of appropriate size into the slots.
Vertex detector R&D Work Plan in /3/11 Y. Sugimoto for KEK-Tohoku-TohokuGakuin-Niigata- ToyamaCMT Collaboration.
Silicon strip detector R&D issues –readout chip decision –interface with PHENIX –ladder Technical options –SVX4 or MVD-TGV+AMU/ADC recut –other sensors.
Rene BellwiedSTAR Tracking Upgrade Meeting, Boston, 07/10/06 1 ALICE Silicon Pixel Detector (SPD) Rene Bellwied, Wayne State University Layout, Mechanics.
RD program on hybrids & Interconnects Background & motivation At sLHC the luminosity will increase by a factor 10 The physics requirement on the tracker.
Atsushi Taketani 2005/06/03 VTX meeting 1 PIXEL BUS status 1.Circuit design 2.Design rule and design 3.Schedule.
G. Ruggiero / TOTEM 1 Si Edgeless Detectors in the RPs Edgeless detector (on the old “AP25 module”) active edges (“planar/3D”) planar tech. with CTS (Current.
A New Inner-Layer Silicon Micro- Strip Detector for D0 Alice Bean for the D0 Collaboration University of Kansas CIPANP Puerto Rico.
SPHENIX Mid-rapidity extensions: Additional Tracking system and pre-shower Y. Akiba (RIKEN/RBRC) sPHENIX workfest July 29,
B => J/     Gerd J. Kunde PHENIX Silicon Endcap  Mini-strips (50um*2mm – 50um*11mm)  Will not use ALICE chip  Instead custom design based on.
SPHENIX Silicon Tracker 2015/10/20 Japan Korea PHENIX collaboration meeting Y. Akiba (RIKEN)
SPHENIX Silicon Tracker 2015/07/10 Radiation Lab meeting Y. Akiba (RIKEN)
RIKEN/CERN pixel electronics/bus R&D plans Johann M. Heuser RIKEN - Radiation Laboratory PHENIX Silicon Upgrades Meeting 10 April 2003.
Atlas SemiConductor Tracker final integration and commissioning Andrée Robichaud-Véronneau Université de Genève on behalf of the Atlas SCT collaboration.
Development of SSD and DSSD for J-PARC experiment.
CMS Phase 2 Tracker R&D R. Lipton 2/27/2014
n-XYTER Hybrid Developments
 Silicon Vertex Detector Upgrade for the Belle II Experiment
ICHEP02 Chris Parkes ALICE m2 Pixels+Drift+Strips LHCb m2
Hybrid Pixel R&D and Interconnect Technologies
Sensor Layout Options Aim is to understand the implication and constrains of possible sensor design/layout on the general ID Layout. Keep both ATLAS “drum”
Silicon Pixel Detector for the PHENIX experiment at the BNL RHIC
WG4 – Progress report R. Santoro and A. Tauro.
Pixel-strip-EMC tracker and DC option
ILC Detector Activities in Korea
Radiation Laboratory Meeting
FNAL Production Experience
Silicon tracker and sensor R&D for sPHENIX
Simulation study for Forward Calorimeter in LHC-ALICE experiment
Perugia SuperB Workshop June 16-19, 2009
Status of Hamamatsu Silicon Sensors
Presentation transcript:

Si Sensors for Additional Tracker Atsushi Taketani 2013/07/31

Am I still in PHENIX? Taken in July 19th 2013

Example of tracker concept Silicon modules made of a large silicon sensor 9.6 cm x 9.6 cm (maximum from 6inch wafer) Read-out by 10 SVX4 chips (128ch/chip) 75um strip width Two layers of single sided silicon B4: R=36cm 24 ladders x 10 sensor/ladder =240 SMs B5: R=58cm 40 ladders x 16 sensor/ladder = 640 SMs Total: 880 SMs = 8,800 SVX4 = 1,126,400ch Occupancy: 0.9 % at B4 and 0.35% at B5 in the most central Au+Au collisions (if 2strip/track)

Yasuyuki’s tracker concept Detail of the extended tracker need to be decided. This is one example of conceptual design B5 To cover |h|<1.1 R=60 cm zmax = 80cm Area = 6.0m2 R=36 cm zmax = 48cm Area = 2.2m2 Total Area: 8.2m2 of silicon (single layer) The area and channel counts doubled if each layer has X and U B4 h=1

Pixel detector module Sensor module consists of 4 ALICE Pixel readout chips Bump-bonded to silicon sensor One readout unit, half stave, made from two sensor modules Half stave is mounted on the support structure Pixel BUS to bring data out and send control signal in to the readout chip is mounted on the half stave Each detector module is built of two half staves, read out on the barrel ends Full stave 22cm 1.4cm Half stave Pixel BUS Data Sensor Module Sensor Sensor Thermo plate + cooling ALICE LHCB1 chip 5

Consideration Total area covered ~ 8m2 May be doubled for Z-phi readout. If we can use 10cm×10cm sensor = 0.01m2, total ~ 1000 ~ 2000 sensors. Total amount of cost for sensor modules R&D Parts production Quality Assurance cost Production for assembly as ladders

R&D Many efforts with clever people PHENIX has many experienced experts. This cost may depend on choice of sensor and choice of readout electronics a lot. SVX4 is old chip, but it is enough for our purpose. We had many experience for SVX4. Currently considering HPK and Korean solution.

Parts Production Si sensors Readout ASIC PCB on sensor modules Ladder supports ( Carbon?)

Quality Assurance cost Assembly cost is not cheap. All parts must be tested as realistic operation condition and satisfied specific criteria. Otherwise combined module must not work. E.g. pixel readout chip had about 50% yield. 16 chips per ladder. Then 0.516 = 0.000015.

Visit Korea and HPK Y. Akiba, A.T. Y. Goto, and I. Nakagawa visited to ETRI and Nanofab at South Korea in 2013 Feb discussing about possibility of production with Y. Kowan. We are still considering. Y. Akiba, A.T. H. Torii, and T. Sumita visited to HPK about trial in 2013 June.

Discussion with HPK Sensor size Strip We requested 10mm×10mm Sensor size is 98mm×98mm, live area is 95×95 max. Strip Single sided, single strip orientation 1280 strips per sensor for 10 SVX4 chips 75mm pitch -> 96mm total, need to reduced little bit.

Sensor thickness Depletion Voltage Breakdown voltage Readout pad Requested 300mm, HPK standard is 320mm. Depletion Voltage Expected 75V, and Max 100V Breakdown voltage 250V Readout pad AC readout 2 readout pad AC resistance 10KW Wafer Resistance Available wafer is higher than 2KW cm

Price and Schedule About 1000 US$ per sensor for mass production We need 1500 ~2000 sensors total, including spare. HPK can delivery them for 1year to 1.5 years after purchase order. For prototype, it will take less than 6 month, after all specification is defined.

Compare to Korean’s offer ETRI in Korea has good price for us through Yonsei. We would like to know how it works for MPCX. Total amount of sensor cost must include the sensor Quality Assurance cost. Everybody said HPK quality is good, sampling QA may be OK.

Summary We had new member to dedicated for VTX work in Wako, Takayuki Sumita, and Hisa Torii. We still are considering both possibility in Korea or HPK for production sensors.