Solid State Devices EE 3311 SMU

Slides:



Advertisements
Similar presentations
Chapter 7 Dopant Diffusion
Advertisements

FABRICATION PROCESSES
ECE/ChE 4752: Microelectronics Processing Laboratory
Chapter 6 Diffusion in Solids.
School of Electrical and Electronic Engineering Queen’s University Belfast, N.Ireland Course Tutor Dr R E Hurley Northern Ireland Semiconductor Research.
Chapter ISSUES TO ADDRESS... How does diffusion occur? Why is it an important part of processing? How can the rate of diffusion be predicted for.
CHAPTER 8: THERMAL PROCESS (continued). Diffusion Process The process of materials move from high concentration regions to low concentration regions,
Chapter 7 Dopant Diffusion
Fick’s Laws Combining the continuity equation with the first law, we obtain Fick’s second law:
Wally Dream Job.
1 Microelectronics Processing Course - J. Salzman - Jan Microelectronics Processing Oxidation.
Microelectronics Processing
CHAPTER 5: DIFFUSION IN SOLIDS
Microelectronics Processing
CHAPTER 5 Diffusion 5-1.
MSE-630 Dopant Diffusion Topics: Doping methods Resistivity and Resistivity/square Dopant Diffusion Calculations -Gaussian solutions -Error function solutions.
Section 4: Diffusion part 2
ROCHESTER INSTITUTE OF TECHNOLOGY MICROELECTRONIC ENGINEERING
ECE/ChE 4752: Microelectronics Processing Laboratory
Rochester Institute of Technology - MicroE © REP/LFF 8/17/2015 Metal Gate PMOS Process EMCR201 PMOS page-1  10 Micrometer Design Rules  4 Design Layers.
Ion Implantation Topics: Deposition methods Implant
Section 6: Ion Implantation
Defects & Impurities BW, Ch. 5 & YC, Ch 4 + my notes & research papers
Chapter 8 Ion Implantation
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #2. Chip Fabrication  Silicon Ingots  Wafers  Chip Fabrication Steps (FEOL, BEOL)  Processing Categories 
Chapter 7: DOPANT DIFFUSION
Thin Films and Diffusion. Diffusion is not constant across cross section, and continues with every subsequent high-temperature step; hence, we use.
Taklimat UniMAP Universiti Malaysia Perlis WAFER FABRICATION Hasnizah Aris, 2008 Lecture 2 Semiconductor Basic.
Gas-to Solid Processing surface Heat Treating Carburizing is a surface heat treating process in which the carbon content of the surface of.
I.C. Technology Processing Course Trinity College Dublin.
Post Anneal Solid State Regrowth
Elemental silicon is melted and grown into a single crystal ingot Single crystal ingot being grown Completed silicon ingot.
Dopant Diffusion Scaling down MOSFET by 1/K calls for smaller junction depths. high deposit activation (n  N d )  Resistance  in S/D. N d (x j ) = N.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #3. Diffusion  Introduction  Diffusion Process  Diffusion Mechanisms  Why Diffusion?  Diffusion Technology.
Doping and Crystal Growth Techniques. Types of Impurities Substitutional Impurities Substitutional Impurities –Donors and acceptors –Isoelectronic Defects.
INTEGRATED CIRCUITS Dr. Esam Yosry Lec. #4. Ion Implantation  Introduction  Ion Implantation Process  Advantages Compared to Diffusion  Disadvantages.
Thermal doping review example This presentation is partially animated. Only use the control panel at the bottom of screen to review what you have seen.
CHAPTER 5 Diffusion 5-1. Copyright © The McGraw-Hill Companies, Inc. Permission required for reproduction or display Atomic Diffusion in Solids Diffusion.
Introduction EE1411 Manufacturing Process. EE1412 What is a Semiconductor? Low resistivity => “conductor” High resistivity => “insulator” Intermediate.
Spencer/Ghausi, Introduction to Electronic Circuit Design, 1e, ©2003, Pearson Education, Inc. Chapter 3, slide 1 Introduction to Electronic Circuit Design.
Junction Formation The position of the junction for a limited source diffused impurity in a constant background is given by The position of the junction.
Midterm Exam Question (Thermal doping review) This presentation is partially animated. Only use the control panel at the bottom of screen to review what.
Research Paper. Chapter 7: DOPANT DIFFUSION DOPANT DIFFUSION Introduction Introduction Basic Concepts Basic Concepts –Dopant solid solubility –Macroscopic.
A closer look at Diffusion: Part II March 2001 D.G. Ast.
Diffusion1 Dopant Diffusion (Jaeger Chapter 4 and Campbell Chapter 3) As indicated previously the main front-end processing in building a device or integrated.
Doping. 고려대학교 Center for MNB Sensor Technology 166.
Introduction to Materials Science and Engineering
Fabrication Process terms
Chapter 5: Diffusion ISSUES TO ADDRESS... • How does diffusion occur?
EE 5340 Semiconductor Device Theory Lecture 7 - Fall 2010
Chapter 8 Ion Implantation
Example Design a B diffusion for a CMOS tub such that s=900/sq, xj=3m, and CB=11015/cc First, we calculate the average conductivity We cannot calculate.
Section 7: Diffusion Jaeger Chapter 4 EE143 – Ali Javey.
Silicon Wafer cm (5’’- 8’’) mm
Fermi Level Dependent Diffusion in Silicon
Solid State Devices Fall 2011
BIPOLAR INTEGRATED CIRCUIT FABRICATION
Chapter 7: DOPANT DIFFUSION
Rate Process and Diffusion
Substitute beer and pizza?
Wally Dream Job.
Defects & Impurities BW, Ch. 5 & YC, Ch 4 + my notes & research papers
EE105 Fall 2007Lecture 1, Slide 1 Lecture 1 OUTLINE Basic Semiconductor Physics – Semiconductors – Intrinsic (undoped) silicon – Doping – Carrier concentrations.
Elemental silicon is melted and grown into a single crystal ingot
Lecture 1 OUTLINE Basic Semiconductor Physics Reading: Chapter 2.1
EE 5340 Semiconductor Device Theory Lecture 07 – Spring 2011
Rate Process and Diffusion
PDT 153 Materials Structure And Properties
Basic Planar Process 1. Silicon wafer (substrate) preparation
Presentation transcript:

Solid State Devices EE 3311 SMU Chapter 4 Diffusion of Dopants Revised September, 2015

Impurity Diffusion Diffusion in Semiconductors a process that allows atoms to move within a solid at elevated temperatures takes place in a concentration gradient atoms move in direction of decreasing concentration changes type (n or p) of carrier changes the conductivity Diffusion Mechanisms Substitutional Interstitial

Point Defects & Doping Self Interstitial Vacancy Substutional

Diffusion Process T ~ 900 to 1100C (Si) Dopants spread vertically and laterally

3D View of Diffusion

Constant Source Diffusion

Drive-in Diffusion

Diffusion Fick’s First Law Units: D (cm2/sec); DN (particles/cm3); Dx (cm); so J (particles/cm2/sec)

Diffusion Fick’s Second Law

Constant Source Diffusion Solution Complementary Error Function Profiles

Constant Source Math Details

Constant Source Math Details, cont’d 1

Constant Source Math Details, cont’d 2

Constant Source Math Details, cont’d 3

Constant Source Math Details, cont’d 4

Limited Source Diffusion Solution Gaussian Profiles Initial Impulse with Dose Q

Limited Source Math Details

Limited Source Math Details, cont’d 1

Limited Source Math Details, cont’d 2

Two Step Diffusion

Diffusion Profile Comparison Complementary Error Function and Gaussian Profiles are Similar in Shape

Diffusion Coefficients Substitutional Diffusers Interstitial Diffusers

Diffusion Coefficients limited source constant source

Successive Diffusions Successive Diffusions Using Different Times and Temperatures Final Result Depends Upon the Total Dt Product

Diffusion Solid Solubility Limits There is a limit to the amount of a given impurity that can be “dissolved” in silicon (the Solid Solubility Limit) At high concentrations, all of the impurities introduced into silicon will not be electrically active

Point Defects & Doping Self Interstitial Vacancy Substutional

Diffusion p-n Junction Formation

Junction Depth of Limited Source Diffusion

Junction Depth of Constant Source Diffusion And the junction xj occurs at

Resistivity vs. Doping For EE 3311, wafer resistivities range from ~ 1 to ~ 10 ohm-cm Implies NB ~ 4x1014 to 4.5x1015 atoms/cm3

Two Step Diffusion Short constant source diffusion used to establish dose Q (“Predep” step) Longer limited source diffusion drives profile in to desired depth (“drive in” step) Final profile is Gaussian

Diffusion Calculation Example 4.3 - Boron Diffusion A boron diffusion is used to form the base region of an npn transistor in a 0.18 W-cm n-type silicon wafer. A solid-solubility-limited boron predeposition is performed at 900o C for 15 min followed by a 5-hr drive-in at 1100oC. Find the surface concentration and junction depth (a) after the predep step and (b) after the drive-in step.

Diffusion Calculation, cont’d 1 Boron Diffusion: Constant Source constant source/pre-deposition:

Diffusion Calculation, cont’d 2 Boron Diffusion: Limited Source limited source/drive-in:

Diffusion Calculation, cont’d 4 Wafer Background Doping

Diffusion Calculation, cont’d 3 Junction Depths

Diffusion Calculation, cont’d 5 Calculated profiles Short constant source diffusion used to establish dose Q (“Predep” step) Longer limited source diffusion drives profile in to desired depth (“drive in” step) Final profile is Gaussian

Lateral Diffusion Under Mask Edge Diffusion is really a 3-D process. As impurities diffuse vertically, they also diffuse horizontally in both directions. Diffusion proceeds laterally under the edge of the mask opening

Lateral Diffusion Under Mask Edge Original Mask

Concentration Dependent Diffusion

Concentration Dependent Diffusion

Resistors and Sheet Resistance

Stop Diffusion Slides for 3311

Resistors: Counting Squares Top and Side Views of Two Resistors of Different Size Resistors Have Same Value of Resistance Each Resistor is 7  in Length Each End Contributes Approximately 0.65  Total for Each is 8.3  Figure 4.14

Resistors Contact and Corner Contributions Effective Square Contributions of Various Resistor End and Corner Configurations Figure 4.15

Sheet Resistance: Irvin’s Curves Irvin Evaluated this Integral and Published a Set of Normalized Curves Plot Surface Concentration Versus Average Resistivity Four Sets of Curves n-type and p-type Gaussian and erfc

Sheet Resistance Irvin’s Curves

Sheet Resistance Irvin’s Curves (cont.)

Two Step Diffusion Sheet Resistance - Predep Step

Two Step Diffusion Sheet Resistance - Drive-in Step

Resistivity Measurement Four-Point Probe

Four-Point Probe Correction Factors

Sheet Resistance van der Pauw’s Method

Junction Depth Measurement Groove and Stain Method

Junction Depth Measurement Angle Lap Technique

Impurity Profiling Spreading Resistance Region of Interest is Angle-Lapped Two-Point Probe Resistance Measurements vs. Depth Profile Extracted

Impurity Profiling Secondary Ion Mass Spectroscopy (SIMS)

Diffusion Simulation After Predep After Drive-in SUPREM Simulation

Diffusion Systems Open Furnace Tube Systems Wafers in Quartz Boat Solid source in platinum source boat Liquid Source - carrier gas passing through bubbler Gaseous impurity source Wafers in Quartz Boat Scrubber at Output

Diffusion Systems Boron Diffusion

Diffusion Systems Phosphorus Diffusion

Diffusion Systems Arsenic & Antimony Diffusion

Diffusion Toxicity of Gaseous Sources Silane and Dichlorosilane Used for Polysilicon Deposition

Diffusion Gettering Improves Quality of Wafers Backside Treatment Removes Metallic Impurities: Cu, Au, Fe, Ni (Rapid Diffusers) Removes Crystal Defects: Dislocations Backside Treatment Surface Damage e. g. Sandblasting Phosphorus Diffusion Argon Implantation Internal Stress Crystal Defects Oxygen Incorporation During Growth Implantation

Diffusion References

End of Diffusion Slides