scheduling for local-area networks”

Slides:



Advertisements
Similar presentations
EE384y: Packet Switch Architectures
Advertisements

1 Maintaining Packet Order in Two-Stage Switches Isaac Keslassy, Nick McKeown Stanford University.
1 Scheduling Crossbar Switches Who do we chose to traverse the switch in the next time slot? N N 11.
1 Outline  Why Maximal and not Maximum  Definition and properties of Maximal Match  Parallel Iterative Matching (PIM)  iSLIP  Wavefront Arbiter (WFA)
Router Architecture : Building high-performance routers Ian Pratt
Submitters: Erez Rokah Erez Goldshide Supervisor: Yossi Kanizo.
Nick McKeown CS244 Lecture 6 Packet Switches. What you said The very premise of the paper was a bit of an eye- opener for me, for previously I had never.
Towards Simple, High-performance Input-Queued Switch Schedulers Devavrat Shah Stanford University Berkeley, Dec 5 Joint work with Paolo Giaccone and Balaji.
Worst-case Fair Weighted Fair Queueing (WF²Q) by Jon C.R. Bennett & Hui Zhang Presented by Vitali Greenberg.
Algorithm Orals Algorithm Qualifying Examination Orals Achieving 100% Throughput in IQ/CIOQ Switches using Maximum Size and Maximal Matching Algorithms.
Making Parallel Packet Switches Practical Sundar Iyer, Nick McKeown Departments of Electrical Engineering & Computer Science,
1 Input Queued Switches: Cell Switching vs. Packet Switching Abtin Keshavarzian Joint work with Yashar Ganjali, Devavrat Shah Stanford University.
April 10, HOL Blocking analysis based on: Broadband Integrated Networks by Mischa Schwartz.
1 Comnet 2006 Communication Networks Recitation 5 Input Queuing Scheduling & Combined Switches.
1 Architectural Results in the Optical Router Project Da Chuang, Isaac Keslassy, Nick McKeown High Performance Networking Group
048866: Packet Switch Architectures Dr. Isaac Keslassy Electrical Engineering, Technion Input-Queued.
048866: Packet Switch Architectures Dr. Isaac Keslassy Electrical Engineering, Technion MSM.
CSIT560 by M. Hamdi 1 Course Exam: Review April 18/19 (in-Class)
048866: Packet Switch Architectures Dr. Isaac Keslassy Electrical Engineering, Technion The.
1 Internet Routers Stochastics Network Seminar February 22 nd 2002 Nick McKeown Professor of Electrical Engineering and Computer Science, Stanford University.
EE 122: Router Design Kevin Lai September 25, 2002.
CS 268: Lecture 12 (Router Design) Ion Stoica March 18, 2002.
1 EE384Y: Packet Switch Architectures Part II Load-balanced Switches Nick McKeown Professor of Electrical Engineering and Computer Science, Stanford University.
1 Trend in the design and analysis of Internet Routers University of Pennsylvania March 17 th 2003 Nick McKeown Professor of Electrical Engineering and.
COMP680E by M. Hamdi 1 Course Exam: Review April 17 (in-Class)
1 Achieving 100% throughput Where we are in the course… 1. Switch model 2. Uniform traffic  Technique: Uniform schedule (easy) 3. Non-uniform traffic,
1 Netcomm 2005 Communication Networks Recitation 5.
048866: Packet Switch Architectures Dr. Isaac Keslassy Electrical Engineering, Technion Maximal.
048866: Packet Switch Architectures Dr. Isaac Keslassy Electrical Engineering, Technion Scheduling.
Can Google Route? Building a High-Speed Switch from Commodity Hardware Guido Appenzeller, Matthew Holliman Q2/2002.
1 Scheduling Crossbar Switches Who do we chose to traverse the switch in the next time slot? N N 11.
Pipelined Two Step Iterative Matching Algorithms for CIOQ Crossbar Switches Deng Pan and Yuanyuan Yang State University of New York, Stony Brook.
Localized Asynchronous Packet Scheduling for Buffered Crossbar Switches Deng Pan and Yuanyuan Yang State University of New York Stony Brook.
Load Balanced Birkhoff-von Neumann Switches
CS 552 Computer Networks IP forwarding Fall 2005 Rich Martin (Slides from D. Culler and N. McKeown)
Enabling Class of Service for CIOQ Switches with Maximal Weighted Algorithms Thursday, October 08, 2015 Feng Wang Siu Hong Yuen.
Summary of switching theory Balaji Prabhakar Stanford University.
1 IK1500 Communication Systems IK1500 Anders Västberg
Routers. These high-end, carrier-grade 7600 models process up to 30 million packets per second (pps).
ISLIP Switch Scheduler Ali Mohammad Zareh Bidoki April 2002.
Packet Forwarding. A router has several input/output lines. From an input line, it receives a packet. It will check the header of the packet to determine.
1 Performance Guarantees for Internet Routers ISL Affiliates Meeting April 4 th 2002 Nick McKeown Professor of Electrical Engineering and Computer Science,
Stress Resistant Scheduling Algorithms for CIOQ Switches Prashanth Pappu Applied Research Laboratory Washington University in St Louis “Stress Resistant.
Nick McKeown Spring 2012 Lecture 2,3 Output Queueing EE384x Packet Switch Architectures.
Winter 2006EE384x1 EE384x: Packet Switch Architectures I a) Delay Guarantees with Parallel Shared Memory b) Summary of Deterministic Analysis Nick McKeown.
Buffered Crossbars With Performance Guarantees Shang-Tse (Da) Chuang Cisco Systems EE384Y Thursday, April 27, 2006.
SNRC Meeting June 7 th, Crossbar Switch Scheduling Nick McKeown Professor of Electrical Engineering and Computer Science, Stanford University
Intel Slide 1 A Comparative Study of Arbitration Algorithms for the Alpha Pipelined Router Shubu Mukherjee*, Federico Silla !, Peter Bannon $, Joel.
Improving Matching algorithms for IQ switches Abhishek Das John J Kim.
Input buffered switches (1)
Network layer (addendum) Slides adapted from material by Nick McKeown and Kevin Lai.
QoS & Queuing Theory CS352.
Balaji Prabhakar Departments of EE and CS Stanford University
Weren’t routers supposed
CS 268: Router Design Ion Stoica February 27, 2003.
Packet Forwarding.
Addressing: Router Design
Packet Switching (basics)
Packet Scheduling/Arbitration in Virtual Output Queues and Others
Outline Why Maximal and not Maximum
EE384x: Packet Switch Architectures
Stability Analysis of MNCM Class of Algorithms and two more problems !
EE 122: Lecture 7 Ion Stoica September 18, 2001.
COMP/ELEC 429 Introduction to Computer Networks
Balaji Prabhakar Departments of EE and CS Stanford University
CS 6290 Many-core & Interconnect
Scheduling Crossbar Switches
Techniques and problems for
Introduction to Packet Scheduling
Introduction to Packet Scheduling
Presentation transcript:

scheduling for local-area networks” CS244 Packet Switch Design Tom Anderson et al. “High-speed switch scheduling for local-area networks” Sachin Katti

Context Tom Anderson, Professor of CS, University of Washington Susan Owicki, Susan: Was on Stanford CS faculty. Went to DEC SRC (where this work was done). Now a Family Therapist in Palo Alto.

Throughput 1 1 l 1 1 Q: If l < 1 what happens to the queue? l/2 l/2 If the packets are all the same length, then at most one complete packet buffered at a time (plus one being drained). If packets are of different length, then how much (max) data can be in the queue at a time? (Ans: 1 max packet being drained, plus 1 max packet waiting = 2 max packets) The second queue shows that if two packets arrive at the same time, or if there is a collision of several packets for a while, then the queue will build up. In a switch, there are N such inputs. 1 l/2 1 l/2 Q: If l < 1 what happens to the queue?

Output Queued Packet Switch Lookup Address Update Header Forwarding Table Data H Queue Packet Buffer Memory Lookup Address Update Header Forwarding Table Data H Lookup Address Update Header Forwarding Table Data H

Input Queued Packet Switch Lookup Address Update Header Forwarding Table Queue Packet Buffer Memory Data H Data H Lookup Address Update Header Forwarding Table Queue Packet Buffer Memory Data H Lookup Address Update Header Forwarding Table Queue Packet Buffer Memory

Head of Line Blocking

Virtual Output Queues

Output Queued Packet Switch The best that any queueing system can achieve. 8

Properties of OQ switches They are “work conserving”. Throughput is maximized. Expected delay is minimized. We can control packet delay. Broadly speaking: When possible, use an OQ design.

Input Queued Packet Switch Head of Line Blocking OQ Switch 10

Input Queued Packet Switch With Virtual Output Queues VOQs OQ Switch

Properties of OQ switches They are “work conserving”. Throughput is maximized. Expected delay is minimized. We can control packet delay. Broadly speaking: When possible, use an OQ design.

Practical Goal Problem: Memory bandwidth Therefore: Try to approximate OQ. In this paper, we are just looking at those switches that attempt to match “Property 2: Maximize throughput”

Questions What is a virtual output queue (VOQ)? How does a VOQ help? What does the scheduler/arbiter do?

Parallel Iterative Matching 1 2 3 4 #1 #2 Iteration: uar selection uar selection 1 2 3 4 1 2 3 4 Grant 1 2 3 4 Accept Request 1 2 3 4 1 2 3 4

PIM Properties Guaranteed to find a maximal match in at most N iterations. Inputs and outputs make decisions independently and in parallel. In general, will converge to a maximal match in < N iterations. How many iterations should we run?

Parallel Iterative Matching FIFO Maximum Size Output Queued Simulation 16-port switch Uniform iid traffic

Parallel Iterative Matching PIM with one iteration FIFO Maximum Size Output Queued Simulation 16-port switch Uniform iid traffic

Parallel Iterative Matching PIM with one iteration PIM with four iterations Simulation 16-port switch Uniform iid traffic

Parallel Iterative Matching Number of iterations Consider the n requests to output j k Requesting inputs receiving no other grants j n-k Requesting inputs receiving other grants

Virtual Output Queues l 1

Throughput “Maximize throughput” is equivalent to “queues don’t grow without bound for all non-oversubscribing traffic matrices” i.e. l ≤ 1 for every queue in the system. Observations: Burstiness of arrivals does not affect throughput When traffic is uniform, solution is trivial

Uniform traffic l = 1/3 1 1 1 1/3 1

Throughput for uniform traffic 100% throughput is easy for uniform traffic: Serve every queue at rate 1/N in fixed round-robin schedule Pick a permutation each time uniformly and at random from all possible N! permutations Or, from among N round-robin permutations Wait until all VOQs are non-empty, then pick any algorithm above.

With non-uniform traffic 100% throughput is now known to be theoretically possible with: Input queued switch, with VOQs, and An arbiter to pick a permutation to maximize the total matching weight (e.g. weight is VOQ occupancy or packet waiting time) It is practically possible with: IQ switch, VOQs, all running twice as fast An arbiter running a maximal match (e.g. PIM)