PADME Front-End Electronics

Slides:

Advertisements

Similar presentations

Georgia Tech Digital Back-end µHRG interface Curtis Mayberry School of Electrical and Computer Engineering Georgia Institute of Technology January 13 th,

Advertisements

Op-Amp- An active circuit element designed to perform mathematical operations of addition, subtraction, multiplication, division, differentiation and.

JLab High Resolution TDC Hall D Electronics Review (7/03) - Ed Jastrzembski.

The MAD chip: 4 channel preamplifier + discriminator.

Status of the LAV electronics G. Corradi, C. Paglia, D. Tagnani F. Gonnella, M. Raggi INFN LNF F. Gonnella, M. Raggi INFN LNF Photon Veto WG CERN 13/12/2011.

Test of LLRF at SPARC Marco Bellaveglia INFN – LNF Reporting for:

Aloha Proof Module Design Cabled Observatory Presentation School of Ocean and Earth Science and Technology February 2006.

August SGSS front end, Summary August 2008 Edwin Spencer, SCIPP1 SGST Preview SCIPP, UC Santa Cruz Andrey Martchovsky Gregory Horn Edwin Spencer.

Introduction AD620 Instrumentation Amplifier

NA62 front end Layout in DM option Jan Kaplon/Pierre Jarron.

NA62 front end architecture and performance Jan Kaplon/Pierre Jarron.

Status of LAV FEE electronics G. Corradi, C. Paglia, D. Tagnani & M. Raggi, T. Spadaro, P. Valente.

Calorimeter upgrade meeting – CERN – October 5 th 2010 Analog FE ASIC: first prototype Upgrade of the front end electronics of the LHCb calorimeter E.

Electronics for PS and LHC transformers Grzegorz Kasprowicz Supervisor: David Belohrad AB-BDI-PI Technical student report.

DLS Digital Controller Tony Dobbing Head of Power Supplies Group.

U.B. Presentation October Bernard COURTY L.P.C.C. College de France - Paris.

LHCb F. Murtas Servizio elettronica G. Corradi D.Tagnani P.Ciambrone HV_GEM per LHCB M1R1 HV power supply Introduction Introduction HV_GEM Technical specification.

Readout ASIC for SiPM detector of the CTA new generation camera (ALPS) N.Fouque, R. Hermel, F. Mehrez, Sylvie Rosier-Lees LAPP (Laboratoire d’Annecy le.

K.C.RAVINDRAN,GRAPES-3 EXPERIMENT,OOTY 1 Development of fast electronics for the GRAPES-3 experiment at Ooty K.C. RAVINDRAN On Behalf of GRAPES-3 Collaboration.

B.Satyanarayana, TIFR, Mumbai. Architecture of front-end ASIC INO Collaboration Meeting VECC, Kolkata July 11-13, Amp_out 8:1 Analog Multiplexer.

First results from PADI-2 Mircea Ciobanu CBM Collaboration Meeting March 10 –13, 2009 GSI-Darmstadt FEE1.

1 ATF2 Q BPM electronics Specification (Y. Honda, ) Design System –Hardware layout –Software –Calibration Testing Production schedule ATF2 electronics.

Low Voltage Power Supplies I.Placement II.Size III.Power consumption IV.Cabling V.Regulators board blocs VI.Component selection VII.Schematics VIII.Firmware.

1 New TOT design for the LAV F.E. electronics M. Raggi, P. Valente G. Corradi, D. Tagnani LNF electronic service TDAQ Working Group 29/05/2009.

UF –PNPI HV system status August 2008 Sergey Volkov Nikolai Bondar PNPI.

Update on final LAV front-end M. Raggi, T. Spadaro, P. Valente & G. Corradi, C. Paglia, D. Tagnani.

Towards a final design of LAV front-end M. Raggi, T. Spadaro, P. Valente & G. Corradi, C. Paglia, D. Tagnani.

PSD upgrade: concept and plans - Why the PSD upgrade is necessary? - Concept and status of the PSD temperature control - Concept of the PSD analog part.

12 September 2006Silicon Strip Detector Readout Module J. Hoffmann SIDEREM SIlicon Strip DEtector REadout Module.

Main HCAL, JUL1,2008Ivo Polak, IP_ASCR, Prague1 Calibration system with optical fibers HCAL main meeting, DESY.

S. Bota – Calorimeter Electronics overview - July 2002 Status of SPD electronics Very Front End Review of ASIC runs What’s new: RUN 4 and 5 Next Actions.

PSD upgrade: concept and plans - Why the PSD upgrade is necessary? - Concept of the PSD temperature stabilization and control - Upgrade of HV control system.

1 19 th January 2009 M. Mager - L. Musa Charge Readout Chip Development & System Level Considerations.

M. TWEPP071 MAPS read-out electronics for Vertex Detectors (ILC) A low power and low signal 4 bit 50 MS/s double sampling pipelined ADC M.

G.F. Tassielli - SuperB Workshop XI LNF1/11 02/12/2009 Status report on CLUster COUnting activities G. F. Tassielli on behalf of CLUCOU group SuperB Workshop.

Design summary Status of the development & production - test run with S3a and S3b prototype - performance tests To do list for production & development.

Week 22: Schematic Week 23-Week 27: Routing Gerber files have been available since 9th July 1st prototype: – PCB manufacturer: supervised by KIT – Cabling:

Front End. Charge pre-amp and detector Voltage regulator. TOP side. Detector linear voltage regulator BOTTOM side. Charge pre-amp.

Setup for automated measurements (parametrization) of ASD2 chip

DCH FEE STATUS Level 1 Triggered Data Flow FEE Implementation &

Test Boards Design for LTDB

KLOE II Inner Tracker FEE

A General Purpose Charge Readout Chip for TPC Applications

Calorimeter Mu2e Development electronics Front-end Review

CTA-LST meeting February 2015

SCADA for Remote Industrial Plant

96-channel, 10-bit, 20 MSPS ADC board with Gb Ethernet optical output

DCH FEE 28 chs DCH prototype FEE &

Development electronics SIPM-MU2e

DCH preamplifier developments In Montreal

BCTW calibration status and future

Test Slab Status CALICE ECAL test slab: what is it all about?

WP02 PRR: Master Oscillator and RF Reference Distribution

NI-sbRIO BASED PLATFORM FOR REAL TIME SPECTROSCOPY

EMC Electronics and Trigger Review and Trigger Plan

CALICE COLLABORATION LPC Clermont LAL Orsay Samuel MANEN Julien FLEURY

MTCA.4 Based Local Oscillator and Clock Generation Module for the European XFEL. Uroš Mavrič on Behalf of the MSK Group / DESY and ISE / Technical University.

Front-end electronic system for large area photomultipliers readout

Electronics: Demod + 4Q FE

A Low Power Readout ASIC for Time Projection Chambers in 65nm CMOS

Electronics: Demod + 4Q FE

Status of n-XYTER read-out chain at GSI

Felix Sefkow CALICE/EUDET electronics meeting CERN, July 12, 2007

A Software Defined Radio for the Masses, Part 4

ECAL Electronics Status

BESIII EMC electronics

FEE Electronics progress

Turning photons into bits in the cold

Presented by T. Suomijärvi

Presentation transcript:

PADME Front-End Electronics We will talk about General architecture Architecture front-end card Preamplifier end differential driver Shunt linear regulator Front end specifications Arm Controller I2C control monitoring and driver Power supply and high primary voltage generator Servizio elettronica LNF-INFN gennaio_2017 G. Corradi D. Tagnani S. Ceravolo

G. Corradi D.Tagnani S.Ceravolo General architecture Silicon Detectors large area S12572 Hamamatsu 10x10mm Servizio elettronica G. Corradi D.Tagnani S.Ceravolo

Architecture front-end card Servizio elettronica G. Corradi D.Tagnani S.Ceravolo

G. Corradi D.Tagnani S.Ceravolo Technical Decription 4 independent channels per board Each channel is composed : Programmable shunt regulator tecnology Fixed gain preamplifier for 5, Differential 100Ω output analog signal Measurement of the current in the detector Measurement the temperature of the detectors Single supply voltage Low power dissipation Servizio elettronica G. Corradi D.Tagnani S.Ceravolo

Preamplifier scheme Transimpedance Preamplifier Balanced Driver differential Servizio elettronica G. Corradi D.Tagnani S.Ceravolo

Preamplifier specifications Fix Gain =5 Type of output differential =100Ω Bandwidth =70MHz Excellent stability with less Cin <500pF Repetition rate of more >1MHz Pulse resolution better than <10ns Dynamics of the output signal =1V Total noise with Cin 2pF equivalent =2nV/√Hz Input protection =300mJ Single power supply =8V Dissipated power for channel =35mW Servizio elettronica G. Corradi D.Tagnani S.Ceravolo

Amplitude and phase behavior Module and phase behavior Servizio elettronica G. Corradi D.Tagnani S.Ceravolo

Shunt Linear Regulator scheme Shunt regulator Source current Driver DAC_In Servizio elettronica G. Corradi D.Tagnani S.Ceravolo

Shunt linear regulator specifications Of project tecnology =Method shunt Adjustment range of out voltage =0 to 95V Accurancy writing and reading voltage =16 bit Local feedback high stability =1/000 Current Protection (adjustable) default =300uA Thermal stability theoretical =50ppm Dissipated power Vin 100V =30mW Rejection to the input voltage =60dB Response load variation =100us Maximum input voltage =200V Noise to the maximum load =2mVpp Control digital I2C - 2wire =CLK & Data Servizio elettronica G. Corradi D.Tagnani S.Ceravolo

G. Corradi D.Tagnani S.Ceravolo View multi-Layer PCB 8 Layer PCB Isolated dissipation area to gnd power by means of bridge resistors Thermal control through PCB plans (to remember that we are in vacuum) Theoretical value of the maximum power dissipation, per board, 4 on the channels 400mW Servizio elettronica G. Corradi D.Tagnani S.Ceravolo

G. Corradi D.Tagnani S.Ceravolo Layout card front-end Layer Top Layer Bottom Servizio elettronica G. Corradi D.Tagnani S.Ceravolo

G. Corradi D.Tagnani S.Ceravolo Arm Controller Standard Nim realization Inner Arm CPU Cortex3 Protocol Ethernet USB port only for diagnostic 16 I2C control lines with peripheral buffer Power distribution to the front end High voltage generator integrated primary Integrated control panel in the firmware IMPORTANTLY. The Controller card has only been developed for testing, later will be integrated into a definitive system Servizio elettronica G. Corradi D.Tagnani S.Ceravolo

Controller Arm general scheme Servizio elettronica G. Corradi D.Tagnani S. Ceravolo

Controller connections Lemo00 analog signal outputs Ethernet connection and USB Led signaling power supply Output connection I2C Analog signal inputs Servizio elettronica G. Corradi D.Tagnani S. Ceravolo

G. Corradi D.Tagnani S. Ceravolo Layout Controller Arm Servizio elettronica G. Corradi D.Tagnani S. Ceravolo

View arm controller card Servizio elettronica G. Corradi D.Tagnani S. Ceravolo

G. Corradi D.Tagnani S. Ceravolo Conclusion Front-end design card is complete We have 5 boards mounted to be tested in 5 days We have to assemble 5 cables Controller design and PCB completed We will have a prototype next week The firmware will be ready for the third week of february Servizio elettronica G. Corradi D.Tagnani S. Ceravolo