Tech Level 3 Cyber security

Slides:



Advertisements
Similar presentations
Computer Organization and Architecture
Advertisements

CSCI 4717/5717 Computer Architecture
Operating Systems Lecture 1 Crucial hardware concepts review M. Naghibzadeh Reference: M. Naghibzadeh, Operating System Concepts and Techniques, iUniverse.
INPUT/OUTPUT ORGANIZATION INTERRUPTS CS147 Summer 2001 Professor: Sin-Min Lee Presented by: Jing Chen.
CHAPTER 5 I/O PRINCIPLE Understand the principles of System Bus
WHAT IS THIS? OBJECTIVE AND OUTCOMES Candidates should be able to: Describe and explain the CPU as fetching, decoding and executing of instructions and.
Previously Fetch execute cycle Pipelining and others forms of parallelism Basic architecture This week we going to consider further some of the principles.
Khaled A. Al-Utaibi  Interrupt-Driven I/O  Hardware Interrupts  Responding to Hardware Interrupts  INTR and NMI  Computing the.
Computer Architecture and the Fetch-Execute Cycle
The Functions of Operating Systems Interrupts. Learning Objectives Explain how interrupts are used to obtain processor time. Explain how processing of.
Computer Architecture Lecture 2 System Buses. Program Concept Hardwired systems are inflexible General purpose hardware can do different tasks, given.
Chapter 6: Computer Components Dr Mohamed Menacer Taibah University
Chapter 2 Process Management. 2 Objectives After finish this chapter, you will understand: the concept of a process. the process life cycle. process states.
Structure and Role of a Processor
CPUz 4 n00bz.
CPU Lesson 2.
GCSE Computing - The CPU
Primary and Secondary Storage
Input, Output, and Specialist Devices
Image and Sound Representation
A Level Computing – A2 Component 2 1f, 1g, 1h, 1i, 1j.
Tech Level 3 Cyber Security
Tech level 3 cyber security
Additional hardware components, and Embedded Systems
Component 1 Logical operators.
Component 1.6.
The CPU, RISC and CISC Component 1.
A Level Computing – a2 Component 2 1A, 1B, 1C, 1D, 1E.
Arithmetic Shifts and Character Representation
Processes and threads.
Chapter 10: Computer systems (1)
Component 2 6G, H, I, J, K.
Lesson Objectives Aims Key Words Interrupt, Buffer, Priority, Stack
William Stallings Computer Organization and Architecture 8th Edition
A Level Computing – A2 Component 2 1f, 1g, 1h, 1i, 1j.
Lecture Topics: 11/1 Processes Process Management
Lesson Objectives A note about notes: Aims
Introduction of microprocessor
Chapter 3 Top Level View of Computer Function and Interconnection
The elements of curriculum
The One-Two-Three Feedback Cycle
Teaching Computing to GCSE
Chapter 1.1 Fundamentals of Computer systems
RAG Key Words: Reflect, Communicate, Explain, Justify 17/11/2018
Chapter 6: CPU Scheduling
CGS 3763 Operating Systems Concepts Spring 2013
Hook was a famous year for what…..?
CPU and Embedded Systems
ECEG-3202 Computer Architecture and Organization
Processor Fundamentals
Essentials of Learning for Instruction
CPU Key Revision Points.
BIC 10503: COMPUTER ARCHITECTURE
COMPUTER PERIPHERALS AND INTERFACES
Unit 1.1 Systems Architecture Lesson 1
Lesson Objectives Aims Key Words
MARIE: An Introduction to a Simple Computer
LO: Why did Churchill become PM in 1940?
Interrupt handling Explain how interrupts are used to obtain processor time and how processing of interrupted jobs may later be resumed, (typical.
Computer System Overview
Created by Vivi Sahfitri
Learning Objectives To be able to describe the purpose of the CPU
A TARGETED PLAN MODULE 1.
A Top-Level View Of Computer Function And Interconnection
GCSE Computing - The CPU
COMP3221: Microprocessors and Embedded Systems
William Stallings Computer Organization and Architecture 7th Edition
Chapter 3: Process Management
Presentation transcript:

Tech Level 3 Cyber security AO2b, 2c.

Learning Objectives Learners must be able to: identify the steps of the fetch-execute cycle describe the purpose of each step and the overall purpose of the cycle explain the term ‘interrupt’ for computers explain purpose an interrupt in an fetch-execute cycle explain the effect of an interrupt on the fetch-execute cycle capture the fetch-execute cycle with and without the interrupt, in diagrammatic form compare and contrast IRQ and NMI.

Assessment Outcomes 2B – The steps of the Fetch-Execute cycle 2C – The effect and purpose of an interrupt on the Fetch-Execute cycle 2D – Maskable Interrupts (IRQ) and Non-Maskable Interrupts (NMI)

Summer Project Recap What are the main components of the CPU? What do they do? What is a multi core CPU? What is a core? When would you use a single core CPU? When would you use a multi core CPU? What are the benefits of a multi core CPU? What negatives may a multi core CPU present?

The Fetch Execute Cycle: Pre-Reading Your notes should refer to the assessment outcomes listed on the right hand side. This week pre-reading will be completed in class, usually it will be in your directed time. Resources: Chapter 6 – CompTIA A+ Certification All- In-One Exam Guide Chapter 25-Chapter 26 AQA AS and A Level Computer Science (Heathcote and Heathcote) 2B – The steps of the Fetch-Execute cycle 2C – The effect and purpose of an interrupt on the Fetch-Execute cycle

Interrupt handling Candidates should be able to explain how interrupts are used to obtain processor time and how processing of interrupted jobs may later be resumed, (typical sources of interrupts should be identified and any algorithms and data structures should be described)

Interrupt handling Create a PowerPoint presentation describing what an interrupt is, the different types of interrupt and how the interrupts work Use the presentation in the shared area to help you find the information you need

Interrupt Introduction The simplest way of following instructions is shown below: What if something went wrong? Would this set of instructions still work?

Interrupts An interrupt is messages sent to the processor which stops a job due to a certain circumstance i.e. hardware failure or I/O issues The diagram on the slide previously needs to be modified to take this into account

Interrupt flowchart The problem with this diagram is that the original program will not finish if there are multiple interrupts. So how can we get round this?

Interrupt modified flowchart The interrupts are held in a queue. Each interrupt is given a priority which determines where it is in the queue. The more important the job, the higher the priority for it to be resumed first.

Graded exercises Open the graded exercises from computing.smestow.org You should complete the Grade D challenges using your pre-reading notes to help you. You should then attempt your target grade challenge

Crib Sheets A crib sheet is a document with condensed notes and key facts that you will need to remember. It helps you consolidate your knowledge into easy to remember facts. You will create a Crib Sheet for each assessment outcome studied this year. It is worth having a separate notepad / book for crib sheets. You should complete no more than half a page (a5) per Assessment Outcome – this has to include all key facts and information including diagrams.

Assessment outcome review 2B – The steps of the Fetch-Execute cycle 2C – The effect and purpose of an interrupt on the Fetch-Execute cycle 2D – Maskable Interrupts (IRQ) and Non-Maskable Interrupts (NMI) Create a revision crib sheet with key facts for the above assessment outcomes.

Pre-Reading for next week Make notes on: The concept of parallel processing and pipelines in computers The purpose of pipelines in computers Registers in computers: CPU Registers Special Registers The accumulator The reasons for cooling computers Different methods of cooling computers Resources: See Lesson 3 folder.