S.N.Bhat, Faculty, Dept. of E&C Engineering, M.I.T Manipal

Slides:



Advertisements
Similar presentations
S.N.Bhat, Faculty, Dept. of E&C Engineering, M.I.T Manipal
Advertisements

Static CMOS Circuits.
CMOS Layers n-well process p-well process Twin-tub process ravikishore.
Cambridge University Engineering Department VLSI Design Third Year Standard Project - SB1 Second Mini Lecture Web page: 12th.
EE213 VLSI DesignStephen Daniels 2003 VLSI Design Design Rules EE213 VLSI Design.
Prof. John Nestor ECE Department Lafayette College Easton, Pennsylvania ECE VLSI Circuit Design Lecture 4 - Layout &
Design and Implementation of VLSI Systems (EN0160) Sherief Reda Division of Engineering, Brown University Spring 2007 [sources: Weste/Addison Wesley]
Cambridge University Engineering Department VLSI Design Third Year Standard Project - SB1 Second Mini Lecture Web page: 12th.
Combinational MOS Logic Circuit
Design and Implementation of VLSI Systems (EN1600) lecture05 Sherief Reda Division of Engineering, Brown University Spring 2008 [sources: Weste/Addison.
Module-3 (MOS designs,Stick Diagrams,Designrules)
Design Rules EE213 VLSI Design.
Modern VLSI Design 3e: Chapter 2 Copyright  1998, 2002 Prentice Hall PTR Topics n Design rules and fabrication. n SCMOS scalable design rules. n Stick.
Topics SCMOS scalable design rules. Reliability. Stick diagrams. 1.
Modern VLSI Design 3e: Chapter 2 Partly from 2002 Prentice Hall PTR week2-1 Lecture 4 Transistor as Switch Jan
Modern VLSI Design 3e: Chapter 2Partly from 2002 Prentice Hall PTR week4-1 Lecture 10 Wire and Via Jan. 27, 2003.
VLSI Design Lecture 4-b: Layout Extraction Mohammad Arjomand CE Department Sharif Univ. of Tech.
STICK DIAGRAM EMT251. Schematic vs Layout In Out V DD GND Inverter circuit.
STICK DIAGRAM EMT251. Schematic vs Layout In Out V DD GND Inverter circuit.
Purpose of design rules:
Norhayati Soin 05 KEEE 4425 WEEK 7/1 23/8/2005 LECTURE 9: KEEE 4425 WEEK 7 CMOS LAYOUT AND STICK DIAGRAM (Cont’d)
STICK DIAGRAM EMT251. Schematic vs Layout In Out V DD GND Inverter circuit.
Stick Diagrams Stick Diagrams electronics.
UNIT II CIRCUIT DESIGN PROCESSES
Cell Design Standard Cells Datapath Cells General purpose logic
Full-Custom Design ….TYWu
Introduction to CMOS VLSI Design Lecture 0: Introduction.
CHAPTER 4: MOS AND CMOS IC DESIGN
IC Manufactured Done by: Engineer Ahmad Haitham.
Day 12: October 4, 2010 Layout and Area
THE CMOS INVERTER.
Subject Name: Fundamentals Of CMOS VLSI Subject Code: 10EC56
Topics Design rules and fabrication SCMOS scalable design rules
Introduction to CMOS VLSI Design
Layout of CMOS Circuits
Lecture 19: SRAM.
Subject Name: Fundamentals Of CMOS VLSI Subject Code: 10EC56
ECE2030 Introduction to Computer Engineering Lecture 4: CMOS Network
MOS TRANSISTOR (Remind the basics, emphasize the velocity saturation effects and parasitics) Structure of a NMOS transistor.
Geometric Design Rules
STICK Diagrams UNIT III : VLSI CIRCUIT DESIGN PROCESSES VLSI DESIGN
VLSI System Design Lecture: 1.3 COMS LOGICs
Chapter 1 & Chapter 3.
CSE477 VLSI Digital Circuits Fall 2002 Lecture 06: Static CMOS Logic
VLSI Design MOSFET Scaling and CMOS Latch Up
EE213 VLSI DesignStephen Daniels 2003 VLSI Design Design Rules EE213 VLSI Design.
Design Rules.
Lecture 19 OUTLINE The MOSFET: Structure and operation
Ratioed Logic.
COMBINATIONAL LOGIC.
Chapter 10: IC Technology
Layout of CMOS VLSI Circuits
Layout of CMOS VLSI Circuits
VLSI Lay-out Design.
CSET 4650 Field Programmable Logic Devices
VLSI Design CMOS Layout
Where are we? Lots of Layout issues Line of diffusion style
V.Navaneethakrishnan Dept. of ECE, CCET
Lecture 19 OUTLINE The MOS Capacitor (cont’d) The MOSFET:
UNIT-II Stick Diagrams
Chapter 10: IC Technology
EENG447 Digital IC Design Dr. Gürtaç Yemişcioğlu.
ECE 424 – Introduction to VLSI Design
Elec 2607 Digital Switching Circuits
Lecture 19 OUTLINE The MOS Capacitor (cont’d) The MOSFET:
CMOS Layers n-well process p-well process Twin-tub process.
Chapter 10: IC Technology
Chapter 6 (I) CMOS Layout of Complexe Gate
Lecture 2 NMOS Technology VLSI, 2000
Presentation transcript:

S.N.Bhat, Faculty, Dept. of E&C Engineering, M.I.T Manipal Stick Diagrams Stick Diagrams by S.N.Bhat, Lecturer, Dept of E&C Engg., M.I.T Manipal. Sn.bhat@manipal.edu / msnbhat@yahoo.com S.N.Bhat, Faculty, Dept. of E&C Engineering, M.I.T Manipal

S.N.Bhat, Faculty, Dept. of E&C Engineering, M.I.T Manipal Stick Diagrams Stick Diagrams Objectives: To know what is meant by stick diagram. To understand the capabilities and limitations of stick diagram. To learn how to draw stick diagrams for a given MOS circuit. Outcome: At the end of this module the students will be able draw the stick diagram for simple MOS circuits. S.N.Bhat, Faculty, Dept. of E&C Engineering, M.I.T Manipal

S.N.Bhat, Faculty, Dept. of E&C Engineering, M.I.T Manipal Stick Diagrams Stick Diagrams N+ N+ S.N.Bhat, Faculty, Dept. of E&C Engineering, M.I.T Manipal

S.N.Bhat, Faculty, Dept. of E&C Engineering, M.I.T Manipal Stick Diagrams Stick Diagrams Gnd VDD X VDD Gnd Stick Diagram S.N.Bhat, Faculty, Dept. of E&C Engineering, M.I.T Manipal

S.N.Bhat, Faculty, Dept. of E&C Engineering, M.I.T Manipal Stick Diagrams Stick Diagrams Gnd VDD X VDD Gnd S.N.Bhat, Faculty, Dept. of E&C Engineering, M.I.T Manipal

S.N.Bhat, Faculty, Dept. of E&C Engineering, M.I.T Manipal Stick Diagrams Stick Diagrams VLSI design aims to translate circuit concepts onto silicon. stick diagrams are a means of capturing topography and layer information using simple diagrams. Stick diagrams convey layer information through colour codes (or monochrome encoding). Acts as an interface between symbolic circuit and the actual layout. S.N.Bhat, Faculty, Dept. of E&C Engineering, M.I.T Manipal

S.N.Bhat, Faculty, Dept. of E&C Engineering, M.I.T Manipal Stick Diagrams Stick Diagrams Does show all components/vias. It shows relative placement of components. Goes one step closer to the layout Helps plan the layout and routing A stick diagram is a cartoon of a layout. S.N.Bhat, Faculty, Dept. of E&C Engineering, M.I.T Manipal

S.N.Bhat, Faculty, Dept. of E&C Engineering, M.I.T Manipal Stick Diagrams Stick Diagrams Does not show Exact placement of components Transistor sizes Wire lengths, wire widths, tub boundaries. Any other low level details such as parasitics.. S.N.Bhat, Faculty, Dept. of E&C Engineering, M.I.T Manipal

Stick Diagrams – Notations Metal 1 Can also draw in shades of gray/line style. poly ndiff pdiff Similarly for contacts, via, tub etc..

Stick Diagrams – Some rules When two or more ‘sticks’ of the same type cross or touch each other that represents electrical contact.

Stick Diagrams – Some rules When two or more ‘sticks’ of different type cross or touch each other there is no electrical contact. (If electrical contact is needed we have to show the connection explicitly).

Stick Diagrams – Some rules When a poly crosses diffusion it represents a transistor. Note: If a contact is shown then it is not a transistor. S.N.Bhat, Faculty, Dept. of E&C Engineering, M.I.T Manipal

Stick Diagrams – Some rules In CMOS a demarcation line is drawn to avoid touching of p-diff with n-diff. All pMOS must lie on one side of the line and all nMOS will have to be on the other side. S.N.Bhat, Faculty, Dept. of E&C Engineering, M.I.T Manipal

How to draw Stick Diagrams S.N.Bhat, Faculty, Dept. of E&C Engineering, M.I.T Manipal

S.N.Bhat, Faculty, Dept. of E&C Engineering, M.I.T Manipal Stick Diagrams S.N.Bhat, Faculty, Dept. of E&C Engineering, M.I.T Manipal

S.N.Bhat, Faculty, Dept. of E&C Engineering, M.I.T Manipal Stick Diagrams Power A Out C B Ground S.N.Bhat, Faculty, Dept. of E&C Engineering, M.I.T Manipal

S.N.Bhat, Faculty, Dept. of E&C Engineering, M.I.T Manipal Stick Diagrams Stick Diagrams Summary: What is stick diagram? Why stick diagram? Conventions and rules related to stick diagram. Drawing stick diagrams. S.N.Bhat, Faculty, Dept. of E&C Engineering, M.I.T Manipal

S.N.Bhat, Faculty, Dept. of E&C Engineering, M.I.T Manipal Stick Diagrams Stick Diagrams One minute paper. S.N.Bhat, Faculty, Dept. of E&C Engineering, M.I.T Manipal

S.N.Bhat, Faculty, Dept. of E&C Engineering, M.I.T Manipal Stick Diagrams Stick Diagrams Home work: Draw the stick diagram for two input CMOS NAND gate. Draw the stick diagram for two input NAND gate using NMOS Logic. Draw the stick diagram for 2:1 MUX using a) Pass transistors b) Transmission gates. Drawing stick diagram is truly Fun!!. Enjoy it. S.N.Bhat, Faculty, Dept. of E&C Engineering, M.I.T Manipal