JESD204B High Speed ADC Interface Standard

Slides:



Advertisements
Similar presentations
Analog-to-Digital Converter (ADC) And
Advertisements

Lecture 17: Analog to Digital Converters Lecturers: Professor John Devlin Mr Robert Ross.
Digital RF Stabilization System Based on MicroTCA Technology - Libera LLRF Robert Černe May 2010, RT10, Lisboa
A scalable DAQ system using the DRS4 sampling chip H.Friederich 1, G.Davatz 1, U.Hartmann 2, A.Howard 1, H.Meyer 1, D.Murer 1, S.Ritt 2, N.Schlumpf 2 1.
CHAPTER 1 Digital Concepts
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd.
Chapter 2: Fundamentals of Data and Signals. 2 Objectives After reading this chapter, you should be able to: Distinguish between data and signals, and.
1 EE365 More on sequential circuits. 2 Serial data systems (e.g., TPC)
THANGJAM105/MAPLD1 EFFICIENT FPGA IMPLEMENTATION OF PWM CORE.
Data Converters ELEC 330 Digital Systems Engineering Dr. Ron Hayne
Digital Fundamentals Floyd Chapter 1 Tenth Edition
Diffuse Optical Tomography Optimization and Miniaturization ECE 4902-Spring 2014 Thomas Capuano (EE&BME), Donald McMenemy (EE), David Miller (EE), Dhinakaran.
CS 640: Introduction to Computer Networks Aditya Akella Lecture 5 - Encoding and Data Link Basics.
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
Analog to Digital conversion. Introduction  The process of converting an analog signal into an equivalent digital signal is known as Analog to Digital.
Texas Instruments JESD204B Series Why Use a JESD204B Device? Josh Carnes HSDC Applications Engineer.
© 2009 Pearson Education, Upper Saddle River, NJ All Rights ReservedFloyd, Digital Fundamentals, 10 th ed Digital Fundamentals with PLD Programming.
Floyd, Digital Fundamentals, 10 th ed Digital Fundamentals Tenth Edition Floyd © 2008 Pearson Education Chapter 1.
School of Computer and Communication Engineering, UniMAP Mohd ridzuan mohd nor DKT 122/3 - DIGITAL SYSTEM I Chapter.
High Speed Digital Systems Lab Spring/Winter 2010 Project definition Instructor: Rolf Hilgendorf Students: Elad Mor, Ilya Zavolsky Integration of an A/D.
Status and Plans for Xilinx Development
Enhancement Presentation Carlos Abellan Barcelona September, 9th 2009.
MADEIRA Valencia report V. Stankova, C. Lacasta, V. Linhart Ljubljana meeting February 2009.
FONT5 digital feedback boards
TDC and ADC Implemented Using FPGA
The AM Chip Ser/Des IP Protocol – Test Procedure Matteo Beretta
Serial Communications
DAQ ACQUISITION FOR THE dE/dX DETECTOR
Serial I/O ADCs/DACs : The Next Giant Leap in Mixed-Signal for Space
Introduction to Discrete-Time Control Systems fall
EKT124 Digital Electronics 1 Introduction to Digital Electronics
Stefano Levorato INFN Trieste
A 12-bit low-power ADC for SKIROC
Chapter 4. Digital Transmission
Microcontrollers, Basics Fundamentals of Designing with Microcontrollers 16 January 2012 Jonathan A. Titus.
Voice Manipulator Department of Electrical & Computer Engineering
Programmable Logic Controllers: I/O
DATA COMMUNICATION Lecture-20.
4.2 Digital Transmission Pulse Modulation (Part 2.1)
e2e.ti.com (TI Support Forum) April 2016
Principios de Comunicaciones EL4005
KOMUNIKASI DATA Materi Pertemuan 10.
Data Aquisition System
Iwaki System Readout Board User’s Guide
96-channel, 10-bit, 20 MSPS ADC board with Gb Ethernet optical output
Chapter 13 Linear-Digital ICs
Firmware Structure Alireza Kokabi Mohsen Khakzad Friday 9 October 2015
DIGITAL TRANSMISSION PART C
JESD204B Multi-Device Synchronization
E3165 DIGITAL ELECTRONIC SYSTEM
Multi-Device Synchronization of JESD204B Data Converters –
JESD204B Training Achieving Deterministic Latency
This chapter provides a series of applications.
Introduction to Microprocessors and Microcontrollers
Chapter 3: Pulse Code Modulation
AT91 Memory Interface This training module describes the External Bus Interface (EBI), which generatesthe signals that control the access to the external.
XC4000E Series Xilinx XC4000 Series Architecture 8/98
Communication Interface for Vision Applications
5 Gsps ADC Developement and Future Collaboration
Impact of Serializer/Deserializer Architecture on ETD High-Speed Links
Commodity Flash ADC-FPGA Based Electronics for an
DIFFERENTIAL ENCODING
Configuration Planning
Interfacing Data Converters with FPGAs
Digital Fundamentals Floyd Chapter 1 Tenth Edition
Chapter 5. Data Encoding Digital Data, Digital Signals
New DCM, FEMDCM DCM jobs DCM upgrade path
The AM Chip Ser/Des IP Protocol – Test Procedure Matteo Beretta
The QUIET ADC Implementation
Introduction Communication Modes Transmission Modes
Presentation transcript:

JESD204B High Speed ADC Interface Standard Matthew Jones Purdue University 8th INFIERI Workshop – Fermilab 2016 October 19, 2016

Introduction Applications: Medical imaging: ultrasound Digital oscilloscopes: PMT waveform digitization Software defined radio Synthetic aperture radar Wide range of applications benefit from high speed (> 200 MSPS) analog-to-digital converters Commercially available components Commercially available modules Application development benefits from well-defined standards followed by multiple vendors October 19, 2016

Introduction Vadatech FMC228 AMC502 October 19, 2016

Analog to Digital Conversion October 19, 2016

Data Interfaces Example: AD9225 (circa 1998) One channel, 12-bits, 25 MSPS, 5V CMOS Parallel interfaces become challenging above 100 MSPS due to noise, signal skew. October 19, 2016

Data Interfaces Power dissipation is also a factor: October 19, 2016

Data Interfaces Example: AD9634 (circa 2011) One channel, 12-bits, 250 MSPS, 1.8V CMOS Lower voltage, differential signals, forwarded clock output but signal skew still a potential problem. October 19, 2016

Data Interfaces PCB design complications: Most of these problems can be mitigated by means of a high-speed, reconfigurable serial interface (JESD204) October 19, 2016

Complexity of the interface is moved from PCB routing into FPGA logic. Data Interfaces Complexity of the interface is moved from PCB routing into FPGA logic. October 19, 2016

Serial Data Communications Differential signals (LVDS or CML) Clock recovery: 8b10b encoding: replace 8 bits with 10 bit code Ensures DC balance and a sufficient number of transitions for clock recovery. October 19, 2016

8b10b Encoding 256 data bytes encoded using 512 10-bit words, selected to maintain DC balance. Not all the remaining 512 words are useful Too many long sequences of 1’s or 0’s The ones that are useful are control characters October 19, 2016

JESD204B Control characters 8b10b Control Codes JESD204B Control characters /R/ /A/ /Q/ /K/ /F/ Used to transmit “non-data” status and control information on the serial link Decoded data provided as 8-bits plus one bit to indicate D- or K-code. October 19, 2016

Multi-Lane Data Interface Clock recovery determines relative phase of data bits. Additional information is required to align to frame boundaries. JESD204B introduces the SYNC~ signal… October 19, 2016

Link Bandwidth L = number of lanes/device (eg, 4) M = number of converters/device (eg, 2) F = octets per frame (eg, 1) N = converter resolution (eg, 12) CS = number of control bits/sample (eg, 4) N’ = number of bits per sample (N’=N+CS) S = samples rate/converter/frame (eg, 1 GSPS) 𝐿𝑎𝑛𝑒 𝑟𝑎𝑡𝑒= 𝑀 × 𝑁 ′ × 10 8 ×S×𝐹 𝐿 =10 𝐺𝑏𝑝𝑠 October 19, 2016

Aligning Multiple Lanes Asserting SYNC~ initiates Code Group Synchronization (CGS): transmits /K/ After aligning to /K/ characters, SYNC~ is deasserted and the device transmits the Initial Lane Alignment Sequence (ILAS): Second multi-frame transmits data link parameters Self-describing data link configuration User data starts after fourth multiframe. October 19, 2016

Aligning Multiple Lanes AD9234 – 4 lanes Relative offset must be less than 32 frames. Determines the size of elastic buffer needed for lane alignment. October 19, 2016

Scrambling/Descrambling Output bits defined by linear feedback shift register: 1+x14+x15 Avoids spectral artifacts due to repetitive data. Descrambling is efficient to implement in FPGA logic. October 19, 2016

Complete Data Path October 19, 2016

Stack of 4 scintillators + photomultipliers Example Application FMC228 – 2xADC9234  Kintex-7 FPGA Stack of 4 scintillators + photomultipliers October 19, 2016

Firmware trigger on 3 out of 4 pulses above threshold. Decoded Waveforms Channel 0: A,B Channel 1: A,B Firmware trigger on 3 out of 4 pulses above threshold. October 19, 2016

Alignment of Multiple Devices Deterministic Latency refers to the ability to determine the absolute latency of the decoded data. Each ADC maintains a Local Multi-Frame Clock (LMFC) Eg, 1/16 of the input clock frequency ILAS sequence starts on a LMFC boundary JESD204B introduces the SYSREF~ signal. All LMFC clocks are synchronized to the SYSREF~ signal edge. October 19, 2016

Support for Clock Synthesis The standard allows interoperability of different vendor’s chip sets. Eg. Texas Instruments October 19, 2016

Other Advantages Reconfigurable through software Change sample resolution Pin-compatible devices with different resolution/sample rate Re-mapping of physical channels ADC BUS D0 ⁞ Dn Routing complexity on PCB due to opposite bit order ADC BUS JESD204B lane order remapped by internal crossbar switch Ln ⁞ L0 October 19, 2016

Comments Deterministic latency is not the same as low latency LVDS may still be more appropriate in cases where low latency is of primary concern Same issues apply to high speed DAC’s driven by an FPGA Potentially interesting for high-speed serial interfaces exchanging trigger data No need to transmit bunch crossing counter with each data frame October 19, 2016

Hardware/Firmware Support Analog Devices Texas Instruments Intersil Linear Technology Others… Firmware vendors: Xilinx: JESD204 PHY v3.2 (free): physical interface JESD204 core (licensed): bus interface Altera: JESD204B IP Core (licensed) October 19, 2016

Summary The JESD204B standard is widely applicable to high-speed ADC and DAC applications Widely accepted by industry Solves several problems common to similar DAQ models High speed, low noise, low power Deterministic latency Versatile, reconfigurable links Applicable beyond ADC/DAC interfaces Implementation is not all that difficult but working examples can be quite helpful October 19, 2016