Radiation Damage Tests at 1GRad Dose on 65nm CMOS transistors

Slides:



Advertisements
Similar presentations
6.1 Transistor Operation 6.2 The Junction FET
Advertisements

1 Annealing studies of Mimosa19 & radiation hardness studies of Mimosa26 Dennis Doering* 1, Samir Amar-Youcef 1,3,Michael Deveaux 1, Melissa Domachowski.
STATUS OF MEDIPIX-3, PLANS FOR TIMEPIX-2 X. Llopart.
CHARGE COUPLING TRUE CDS PIXEL PROCESSING True CDS CMOS pixel noise data 2.8 e- CMOS photon transfer.
Timepix2 power pulsing and future developments X. Llopart 17 th March 2011.
Technologies for a DC-DC ASIC B.Allongue 1, G.Blanchot 1, F.Faccio 1, C.Fuentes 1,2, S.Michelis 1, S.Orlandi 1 1 CERN – PH-ESE 2 UTFSM, Valparaiso, Chile.
Wide Bandgap Semiconductor Detectors for Harsh Radiation Environments
MURI Total Ionizing Dose Effects in Bulk Technologies and Devices Hugh Barnaby, Jie Chen, Ivan Sanchez Department of Electrical Engineering Ira A. Fulton.
Status of the PiN diodes irradiation tests B. Abi( OSU), R. Boyd (OU), P. Skubic (OU), F. Rizatdinova (OSU), K.K. Gan (Ohio State U.)
ATLAS – CMS RD collaboration: Pixel readout integrated circuits for extreme rate and radiation The “pixel 65” collaboration 1.
CMOS technologies in the 100 nm range for rad-hard front-end electronics in future collider experiments V. Re a,c, L. Gaioni b,c, M. Manghisoni a,c, L.
Total Dose Effects on Devices and Circuits - Principles and Limits of Ground Evaluation-
Pierpaolo Valerio.  CLICpix is a hybrid pixel detector to be used as the CLIC vertex detector  Main features: ◦ small pixel pitch (25 μm), ◦ Simultaneous.
1 Radiation tolerance of commercial 130nm CMOS technologies for High Energy Physics Experiments Federico Faccio for the CERN(PH/MIC)-DACEL * collaboration.
Total Ionizing Dose Effects in 130-nm Commercial CMOS Technologies for HEP experiments L. Gonella, M. Silvestri, S. Gerardin on behalf of the DACEL – CERN.
Semi-conductor Detectors HEP and Accelerators Geoffrey Taylor ARC Centre for Particle Physics at the Terascale (CoEPP) The University of Melbourne.
ECFA ILC Workshop, November 2005, ViennaLadislav Andricek, MPI für Physik, HLL DEPFET Project Status - in Summary Technology development thinning technology.
Process Monitor/TID Characterization Valencia M. Joyner.
Circuit design with a commercial 0.13  m CMOS technology for high energy physics applications K. Hänsler, S. Bonacini, P. Moreira CERN, EP/MIC.
Development of DC-DC converter ASICs S.Michelis 1,3, B.Allongue 1, G.Blanchot 1, F.Faccio 1, C.Fuentes 1,2, S.Orlandi 1, S.Saggini 4 1 CERN – PH-ESE 2.
Radiation Tests on IHP’s SiGe Technologies for the Front-End Detector Readout in the S-LHC M. Ullán, S. Díez, F. Campabadal, G. Pellegrini, M. Lozano CNM.
SILICON DETECTORS PART I Characteristics on semiconductors.
On-Chip Reliability Monitor for Measuring Frequency Degradation of Digital Circuits Department of Electrical and Computer Engineering By Han Lin Jiun-Yi.
Short Channel Effects in MOSFET
Vanderbilt MURI meeting, June 14 th &15 th 2007 Band-To-Band Tunneling (BBT) Induced Leakage Current Enhancement in Irradiated Fully Depleted SOI Devices.
Valerio Re, Massimo Manghisoni Università di Bergamo and INFN, Pavia, Italy Jim Hoff, Abderrezak Mekkaoui, Raymond Yarema Fermi National Accelerator Laboratory.
65 nm CMOS analog front-end for pixel detectors at the HL-LHC
SCIPP Santa Cruz Institute for Particle Physics
The development of the readout ASIC for the pair-monitor with SOI technology ~irradiation test~ Yutaro Sato Tohoku Univ. 29 th Mar  Introduction.
Radiation hardness of Monolithic Active Pixel Sensors (MAPS)
Design and Assessment of a Robust Voltage Amplifier with 2.5 GHz GBW and >100 kGy Total Dose Tolerance Jens Verbeeck TWEPP 2010.
Characterization of irradiated MOS-C with X-rays using CV-measurements and gated diode techniques Q. Wei, L. Andricek, H-G. Moser, R. H. Richter, Max-Planck-Institute.
FE-I4 irradiated chip tests at low temperature M. Menouni, P. Breugnon, A. Rozanov (CPPM - Aix-Marseille Université)
June 13, MURI Annual Review X. J. Zhou, et al 1 Effects of Switched-Bias Annealing on Charge Trapping in HfO 2 high-  Gate Dielectrics X. J.
Federico Faccio CERN/PH-MIC
L. Ratti a,b, M. Dellagiovanna a, L. Gaioni a,b, M. Manghisoni b,c, V. Re b,c, G. Traversi b,c, S. Bettarini d,e, F. Morsani e, G. Rizzo d,e a Università.
Radiation Hardness of DEPFET Pixel Sensors Andreas Ritter IMPRS - Young Scientist Workshop 2010, Ringberg 1.
Manoj B. Jadhav Supervisor Prof. Raghava Varma I.I.T. Bombay PANDA Collaboration Meeting, PARIS – September 11, 2012.
Introduction to MOS Transistors
V. Re – 11 th Pisa Meeting on Advanced Detectors, Isola d’Elba, May 24 – 30, Forecasting noise and radiation hardness of CMOS front-end electronics.
L ECE 4243/6243 Fall 2016 UConn F. Jain Notes Chapter L11 (page ). FET Operation slides Scaling Laws of FETs (slides 9-22)
Chapter 6 The Field Effect Transistor
Transistors Student Lecture by: Giangiacomo Groppi Joel Cassell
Smruti R. Sarangi IIT Delhi
Update on CPPM activities towards development in 65nm
First Investigation of Lithium Drifted Si Detectors
W. Snoeys Microelectronics Group, EP Division, CERN
Charge sensitive amplifier
Preliminary results from 3D CMS Pixel Detectors
FBK / INFN Roma, November , 17th 2009 G. Darbo - INFN / Genova
M. Manghisoni, L. Ratti, V. Re, V. Speziali, G. Traversi
Recall Last Lecture Common collector Voltage gain and Current gain
INFN Pavia and University of Bergamo
Ciao Noise measurements on 65 nm CMOS transistors at very high total ionizing dose V. Rea,c, L. Gaionia,c, L. Rattib,c, E. Riceputia,c, M. Manghisonia,c,
Radiation Tolerance of a 0.18 mm CMOS Process
Irradiation and annealing study of 3D p-type strip detectors
INFN Pavia / University of Bergamo
Sep th Hiroshima Xi’an Test-beam evaluation of newly developed n+-in-p planar pixel sensors aiming for use in high radiation environment.
20-NM CMOS DESIGN.
VLSI design Short channel Effects in Deep Submicron CMOS
Results from the first diode irradiation and status of bonding tests
PhD student: Matteo Brucoli - EN/STI/ECE
Valerio Re (INFN-Pavia) on behalf of the RD53 collaboratios
Lecture #25 OUTLINE Device isolation methods Electrical contacts to Si
Qualitative Discussion of MOS Transistors
Lecture 19 OUTLINE The MOS Capacitor (cont’d) The MOSFET:
Lecture 19 OUTLINE The MOS Capacitor (cont’d) The MOSFET:
Lecture #15 OUTLINE Diode analysis and applications continued
Modern Semiconductor Devices for Integrated Circuits (C. Hu)
Status of CCD Vertex Detector R&D for GLC
Presentation transcript:

Radiation Damage Tests at 1GRad Dose on 65nm CMOS transistors Marlon Barbero – CPPM Grzegorz Deptuch –FNAL - The RD53 collaboration

Plan RD53 & CERN upgrades. Effect of radiation on CMOS. Few results on test transistors. Few results on ICs and blocks. Conclusion.

RD53 collaboration “Development of pixel readout IC for extreme rate and radiation” : ATLAS-CMS-CLIC working group on small feature size electronics (focus on one 65nm techno so far). Goal: Small pixels. Very high hit rates. Very high radiation levels. Started with 1st meetings mid-2013. 6 working groups, among which one working group on radiation effects (Bergamo-Pavia, CERN, CPPM, Fermilab, LPNHE, New Mexico, Padova, but also others). The work presented here essentially done in this framework. See Valerio Re’s talk, Tuesday 20th

Pixel detectors upgrades ATLAS IBL ATLAS / CMS phase II Main goal of this R&D! Nominal: 1-2 GHz.cm-2, 1GRad, 1016 neutrons.cm-2, typ 50×50μm2, billion transistor 2×2 cm2 IC CMS Phase I

Radiation effects in CMOS

Classical view of radiation effects in MOS Focus here on the sensitive oxide (thin gate and FOX). Reminder: gate thickness 2.6nm. hole mobility is << than e- mobility. 1st step: Radiation  e-/hole pair creation in oxide. Depending on biasing, electrons swept out in ~ps. Still fraction e- / holes recombine. 2nd step: Hopping hole transport to Si/SiO2 interface. 3rd step: Holes at interface  long-lived trap states. 4th step: Interface traps build-up. Typical values (room T): ref: Oldham (ionizing radiation effects in MOS oxides)

Notes on defect generation (I) Which hole fraction recombines initially = fn (density -particle energy, particle type- and magnitude of field applied). Deep hole trapping (in transition region where oxidation is incomplete). Annealing depends again on thickness, time, temperature and applied field. Annealing process == either tunneling (at ~ room temperature or below, neutralization by electron to Si+) or thermal excitation (higher temp.). Flat-Band Shift / Mrad dose function of oxide thickness in MOS cap oxide thickness [nm] ΔVFB shift / Mrad dose

Notes on defect generation (II) Radiation-induced traps: Trivalent Si is passivated when oxide is grown by H. But radiation (or other type of stress)  depassivation (holes free proton reach interface and form H2 centers)== electrically active. Annealing (in particular in thin oxides) might cure deep hole trapping component but not radiation-induced interface traps. Vth vs annealing ΔDit shift / Mrad dose oxide thickness [nm] Interface Traps Density Increase / Mrad dose function of oxide thickness ref: Schwank (physical mechanisms contributing to device rebound)

Effect on drain current when radiation in MOS structure particle metal ionization pos. charge trapped in oxide e-/hole creation fixed charge oxide surface states surface states silicon due to deep hole trapped + interface states due to interface states

Radiation Induced Narrow Channel Effect -RINCE- Trapping in STI of rad-induced positive charges opens inversion channel / parasitic transistor. Strong dependence on width of transistor: for narrow transistors, influence of parasitic channels strong competitor to main channel. ref: Faccio (radiation induced edge effect in deep submicron CMOS transistors)

A word from the past CMS / ATLAS current Front-End: ATLAS IBL (FE-I4): 250 nm technology. ~50 MRad. Use of enclosed layout + guard rings. Custom libraries!!! If so, safe! ATLAS IBL (FE-I4): 130nm. ~250 MRad. Minimum W imposed. If so, safe!

Effects on test transistors: results

XRay irradiation at CERN XRay irradiation, 10 keV, 150 kRad.min-1 T = -25°C T = 25°C T=100°C T = -25°C T = 25°C T=100°C First day : T=25°C Mohsine Menouni et al, CPPM

NMOS threshold shift A little decrease of the threshold for low dose level -20 mV shift for the minimum width device For levels of dose > 200 Mrad, the absolute value of Vth increases At 1000 Mrad, the Vth shift is between 150mV to 320 mV depending on the device width (maximum for 240nm/60nm) The Vth recovery at room temperature is very slow Except at the beginning of annealing period and only for the narrowest devices (W=120nm and W=240nm) High Temperature annealing (100 °C for 7 days) : The Vth recovery is accelerated The global Vth shift is < 200 mV Reverse annealing behavior for the device with W=120nm (Vth first decreases and increases after)

Proton irradiation 3MeV proton -1016 neq.cm-2-, 3.6 - 36 MRad.min-1 , Lili Ding et al, Padova.

nmos transconductance variation T = -25°C T = 25°C T=100°C After 1000 Mrad : KPN loss is between 20% and 40% The GM recovery at room temperature is very slow 100°C annealing : KPN loss decreases to reach a values between 25% and 8% The loss is still higher for narrower devices Menouni, CPPM

Ding, Padova

Notes on NMOS results Note 3MeV p (Padova) -1016 neq.cm-2- vs 10 keV Xray (CPPM). Note very different dose rate: 3.6 MRad.min-1 to 36 MRad.min-1 for Padova. 150 kRad.min-1 for CPPM / Xray box at CERN. Different time cst for building of Q in oxide vs interface  Does this translate in much stronger influence of Qox contribution in Padova’s case (compensating interface charges)?  annealing studies!

pmos transconductance variation T = -25°C T = 25°C T=100°C For high level of dose (1000 Mrad), KPP decrease reaches 100% for 120 nm and 240nm devices With annealing, devices recover the most part of GM loss Wider devices recovers practically the pre-irradiation GM value For the narrowest device, KPN variation is only 32% compared to the pre-irradiation value Menouni, CPPM

pmos threshold shift Menouni, CPPM T = -25°C T = 25°C T=100°C Vth increases rapidly from a dose levels of 200 Mrad Vth shift is < 120 mV for 1000 Mrad for wider devices and cannot be computed for narrower devices. Vth is still increasing with annealing (reverse annealing) Menouni, CPPM

Effects on IC and blocks: results

CPPM test of LBNL’s IC When CPPM tested SEU in LBNL-dvp’ed 65nm proto (CERN PS)  Observed localized bits stuck in shift register used for pixel config. loading. Hypothesis: TID effect / Bit leaking. Narrow pmos dose effect? 260 MRad to 310 MRad 390 MRad to 420 MRad Pattern 1111 Pattern 1111 Rows 0-255 Rows 0-255 Tests with 24 GeV proton beam Columns 0-15 Columns 0-15 CPPM / LBNL

Test IC dvped by CERN Sandro Bonacini, CERN chip with digital logic blocks Assembled with foundry standard cells, pads and IP blocks Packaged, functional tests & irradiation measurements run on a custom test board Shift-register 64 kbit, “DFQD1” MinW=150nm for both p and n Ring oscillator 1025 inverters “INVD0” Wn=195nm, Wp=260nm SRAM (from foundry compiler) 56 kbit MinW = 90nm Ring oscillator Shift-register SRAM Sandro Bonacini, CERN

Low temp / high temp influence? Bonacini, CERN 2011, @25C 2014, @ –25C Ring oscillator 2011 test at 25C -22% after irradiation 200Mrad -13.8% after annealing Ring oscillator 2014 test at –25C For same sized inverter: -10% @200Mrad -35% @1Grad

CLICpix TID / biasing effects in PMOS XRay irradiation performed to 800 MRads. DACs use PMOS switches to control a current mirror for each bit. At high rates switches irradiated while they are ON (their control voltage is GND) degrade more quickly than the ones irradiated while they are OFF. Above 200MRad, damaged switches are unable to let the nominal current pass (their driving current becomes too low). 400nm/1u VDD IDAC >600 mV A A ~200 mV Iout Iout Above 200 MRad. Pierpaolo Valerio, CERN

BUT… All I/O interfaces and digital structures did not show any significant degradation during irradiation, even after the analog front-end stopped working The chips regained some functionality after two week of annealing at room temperature (the total power consuption went back to pre-rad value). Analog performances of the measured chip were found to be considerably degraded. The measurement was performed at a dose rate of ~150 krad/minute (~75 krad/minute for the first 10 Mrads). The high dose rate could have an effect on the radiation damage and needs to be explored Pierpaolo Valerio, CERN

Summary Unexplored territory in terms of process and radiation level. Studies done so far on one 65nm technology mainly. Gate effects / STI effects not clearly disentangled so-far. NMOS: shift of Vth, drive capability loss… steep increase above 200 MRads. Still, provided one could handle degradation, depending on application, hint that devices might be operated to close to ~1GRad TID down to small W. PMOS: Strong drive loss, narrowest devices completely off above few 100 MRads. Indication that narrowest devices will not work at close to 1GRad. Effects seeing in test IC too.

Outlook Still studies too preliminary and more work to be done in well-controlled conditions: Biasing for PMOS? Influence of temperature? Annealing scenario? Then: Other damages type (Xray / neutron/ proton … investigate if DD becomes an issue). LDR vs HDR? Relation to other stresses: NBTI, HCI… If it is confirmed that damage is unacceptable, 2 ways out: Other technologies (work starts on that topic, with limited momentum so far). Rules for design to be established to allow intermediate dose level to be reached and replacement strategy. Still to come later: SEE studies / Statistical spread after irrad / Modelling after irrad /etc…

BACKUP BACKUP

Core NMOS radiation performance Threshold voltage shift Leakage current Up to ~20mV shift for 200 Mrad Some rebound effect visible for narrow devices in 130nm: was 150mV At high doses Vth shift is positive for wide devices, negative for narrow devices STI edge oxide traps considerable charge (RINCE) Subtreshold slope does not change significantly Less than 10× increase in leakage for wide devices (W > 360nm) Narrow devices have up to 2.5 orders of magnitude increase In 130nm: All devices are peaking at ~100nA Narrow devices increase leakage by 3 orders of magnitude Ileak is ~1nA @136 Mrad Sandro Bonacini - PH/ESE - sandro.bonacini@cern.ch

Core PMOS: Vth shift and gm loss gm,max PMOS Vth shift limited to 60 mV trapped charge and interface states sum up More evident for narrow devices Less than 10mV for transistors with W>1um Compared to other technologies Better performance than 130 nm had up to 90mV @136Mrad 30mV for wide devices In a 90 nm tech we observed a similar effect: 70mV @ 200Mrad Radiation kills maximum gm,max (strong inversion) ...but not gm in weak inversion region Sandro Bonacini - PH/ESE - sandro.bonacini@cern.ch