Worst Case Crosstalk Noise for Nonswitching Victims in High-Speed Buses Jun Chen and Lei He.

Slides:



Advertisements
Similar presentations
Exploiting Crosstalk to Speed up On-chip Buses Chunjie Duan Ericsson Wireless, Boulder Sunil P Khatri University of Colorado, Boulder.
Advertisements

EE 201A Modeling and Optimization for VLSI LayoutJeff Wong and Dan Vasquez EE 201A Noise Modeling Jeff Wong and Dan Vasquez Electrical Engineering Department.
UCLA Modeling and Optimization for VLSI Layout Professor Lei He
Net-Ordering for Optimal Circuit Timing in Nanometer Interconnect Design M. Sc. work by Moiseev Konstantin Supervisors: Dr. Shmuel Wimer, Dr. Avinoam Kolodny.
1 On Convergence of Switching Windows Computation in Presence of Crosstalk Noise Pinhong Chen* +, Yuji Kukimoto +, Chin-Chi Teng +, Kurt Keutzer* *Dept.
Noise Model for Multiple Segmented Coupled RC Interconnects Andrew B. Kahng, Sudhakar Muddu †, Niranjan A. Pol ‡ and Devendra Vidhani* UCSD CSE and ECE.
EE466: VLSI Design Lecture 11: Wires
EE 447 VLSI Design Lecture 5: Wires. EE 447VLSI Design 6: Wires2 Outline Introduction Wire Resistance Wire Capacitance Wire RC Delay Crosstalk Wire Engineering.
Chapter 5 Interconnect RLC Model n Efficient capacitance model Efficient inductance model Efficient inductance model RC and RLC circuit model generation.
Layer Assignment Algorithm for RLC Crosstalk Minimization Bin Liu, Yici Cai, Qiang Zhou, Xianlong Hong Tsinghua University.
Statistical Crosstalk Aggressor Alignment Aware Interconnect Delay Calculation Supported by NSF & MARCO GSRC Andrew B. Kahng, Bao Liu, Xu Xu UC San Diego.
04/11/02EECS 3121 Lecture 26: Interconnect Modeling, continued EECS 312 Reading: 8.2.2, (text) HW 8 is due now!
S. Reda EN160 SP’07 Design and Implementation of VLSI Systems (EN0160) Lecture 15: Interconnects & Wire Engineering Prof. Sherief Reda Division of Engineering,
Hao Yu and Lei He Electrical Engineering Dept. UCLA
Introduction to CMOS VLSI Design Interconnect: wire.
Z. Feng MTU EE4800 CMOS Digital IC Design & Analysis 9.1 EE4800 CMOS Digital IC Design & Analysis Lecture 9 Interconnect Zhuo Feng.
Statistical Gate Delay Calculation with Crosstalk Alignment Consideration Andrew B. Kahng, Bao Liu, Xu Xu UC San Diego
Analysis and Avoidance of Cross-talk in on-chip buses Chunjie Duan Ericsson Wireless Communications Anup Tirumala Jasmine Networks Sunil P Khatri University.
RLC Interconnect Modeling and Design Students: Jinjun Xiong, Jun Chen Advisor: Lei He Electrical Engineering Department Design Automation Group (
Noise and Delay Uncertainty Studies for Coupled RC Interconnects Andrew B. Kahng, Sudhakar Muddu † and Devendra Vidhani ‡ UCLA Computer Science Department,
EE 587 SoC Design & Test Partha Pande School of EECS Washington State University
On-Chip Inductance Extraction - Concept & Formulae – 2002
SEMIC Analog Voltage Inverter Drive for Capacitive Load with Adaptive Gain Control Sun-Ki Hong*, Yong-Ho Cho*✝ , Ki-Seok Kim*, Tae-Sam Kang** Department.
Crosstalk Analysis in UDSM technologies
Capturing Crosstalk-Induced Waveform for Accurate Static Timing Analysis Masanori Hashimoto, Yuji Yamada, Hidetoshi Onodera Kyoto University.
Research on Analysis and Physical Synthesis Chung-Kuan Cheng CSE Department UC San Diego
1 L24:Crosstalk-Concerned Physical Design Jun Dong Cho Sungkyunkwan Univ. Dept. ECE Homepage : vada.skku.ac.kr.
Crosstalk Noise Optimization by Post-Layout Transistor Sizing Masanori Hashimoto Masao Takahashi Hidetoshi Onodera Dept. CCE, Kyoto University.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 33: November 20, 2013 Crosstalk.
Lecture 14: Wires. CMOS VLSI DesignCMOS VLSI Design 4th Ed. 14: Wires2 Outline  Introduction  Interconnect Modeling –Wire Resistance –Wire Capacitance.
Modern VLSI Design 4e: Chapter 3 Copyright  2008 Wayne Wolf Topics n Wire delay. n Buffer insertion. n Crosstalk. n Inductive interconnect. n Switch logic.
VLSI CIRCUIT ELEMENTS - Prof. Rakesh K. Jha
Maze Routing Algorithms with Exact Matching Constraints for Analog and Mixed Signal Designs M. M. Ozdal and R. F. Hentschke Intel Corporation ICCAD 2012.
Coupling and Cross-talk Analysis in High Speed Interconnects
Modern VLSI Design 3e: Chapter 3 Copyright  1998, 2002 Prentice Hall PTR Topics n Wire delay. n Buffer insertion. n Crosstalk. n Inductive interconnect.
Inductance Screening and Inductance Matrix Sparsification 1.
-1- Delay Uncertainty and Signal Criticality Driven Routing Channel Optimization for Advanced DRAM Products Samyoung Bang #, Kwangsoo Han ‡, Andrew B.
A Novel Timing-Driven Global Routing Algorithm Considering Coupling Effects for High Performance Circuit Design Jingyu Xu, Xianlong Hong, Tong Jing, Yici.
1 Clarinet: A noise analysis tool for deep submicron design Rafi Levy Gabi Bracha, David Blaauw, Aurobindo Dasgupta, Amir Grinshpon,
전자파 연구실 1. Fundamentals. 전자파 연구실 1.1 Frequency and time Passive circuit elements is emphasized in high speed digital design : Wires, PCB, IC- package.
Penn ESE370 Fall DeHon 1 ESE370: Circuit-Level Modeling, Design, and Optimization for Digital Systems Day 30: November 21, 2012 Crosstalk.
Slide 1 SLIP 2004 Payman Zarkesh-Ha, Ken Doniger, William Loh, and Peter Bendix LSI Logic Corporation Interconnect Modeling Group February 14, 2004 Prediction.
High Speed Properties of Digital Gates, Copyright F. Canavero, R. Fantino Licensed to HDT - High Design Technology
On-Chip Inductance Extraction - Concept & Formulae – 2002
Crosstalk If both a wire and its neighbor are switching at the same time, the direction of the switching affects the amount of charge to be delivered and.
M. Martina, G. Masera CERCOM-Dip. Elettronica Politecnico di Torino
Topics Driving long wires..
Crosstalk Overview and Modes.
Jason Cong, David Zhigang Pan & Prasanna V. Srinivas
SIDDAGANGA INSTITUTE OF TECHNOLOGY
SIDDAGANGA INSTITUTE OF TECHNOLOGY
EE201C Chapter 3 Interconnect RLC Modeling
Day 33: November 19, 2014 Crosstalk
Jinghong Liang,Tong Jing, Xianlong Hong Jinjun Xiong, Lei He
Performance Optimization Global Routing with RLC Crosstalk Constraints
Chapter 3b Static Noise Analysis
STATIC NOISE ANALYSIS METHODS AND ALGORITHMS
ELEC 7770 Advanced VLSI Design Spring 2010 Interconnects and Crosstalk
Chapter 2 Interconnect Analysis Delay Modeling
Performance and RLC Crosstalk Driven Global Routing
Chapter 3b Static Noise Analysis
Inductance Screening and Inductance Matrix Sparsification
Crosstalk Overview and Modes.
Crosstalk Noise in FPGAs
EE201C Chapter 3 Interconnect RLC Modeling
Multiport, Multichannel Transmission Line: Modeling and Synthesis
Applications of GTX Y. Cao, X. Huang, A.B. Kahng, F. Koushanfar, H. Lu, S. Muddu, D. Stroobandt and D. Sylvester Abstract The GTX (GSRC Technology Extrapolation)
Analysis of history effect in PD-SOI logic Gates
Crosstalk Overview and Modes.
Jason Cong, David Zhigang Pan & Prasanna V. Srinivas
Presentation transcript:

Worst Case Crosstalk Noise for Nonswitching Victims in High-Speed Buses Jun Chen and Lei He

Outline Introduction Preliminaries WCN without timing constraint WCN problem with timing window constraints Conclusion

Outline Introduction Preliminaries WCN without timing constraint WCN problem with timing window constraints Conclusion

Introduction The coupling-induced crosstalk noise gains growing importance in deep-submicrometer circuits and circuits with higher clock frequency Crosstalk noise may cause variation of delay and logic failure of a victim net In multigigahertz designs, the inductive crosstalk noise can no longer be ignored

Introduction (cont.) Worst case delay (WCD): the maximum possible delay caused by crosstalk noise Worst case noise (WSN): the maximum possible crosstalk noise For the RC model, the WCN problem is formulated as finding the alignment of switching times for multiple aggressors such that WCN is reached

Introduction (cont.) With the consideration of inductance, the WCN problem becomes much more complicated: Switching patterns, alignment, and switching direction Coupling between both adjacent and nonadjacent interconnects Routing direction

Outline Introduction Preliminaries WCN without timing constraint WCN problem with timing window constraints Conclusion

Preliminaries victim types: quiet, noisy, or switching Only non-switching victims are considered Arbitrary switching patterns for aggressors Assume all drivers(receivers) have a uniform size and are cascaded inverters Assume all wires have uniform width and spacing

Preliminaries (cont.) Only coupling capacitance between adjacent wires are considered Full partial element equivalent circuit(PEEC): Self-inductance for each wire segment Mutual inductance between any pair of wire segments

Outline Introduction Preliminaries WCN without timing constraint WCN problem with timing window constraints Conclusion

WCN under RC model No resonance in the noise waveform The problem can be reduced as the alignment of aggressor switching times Simultaneous switching(SS) Superposition(SP) Aligned switching(AS)

Impact of shielding for RLC model Assume there are shield at both edges of the bus structure

Impact of switching pattern for RLC model The waveform may have resonance due to inductance under the RLC model

Impact on routing direction for RLC model Signals are routed either from left(top) to right(down) or from right(down) to left(top)

Algorithms for the quiet victim SS: All aggressors switch simultaneously in the same direction. SP: Find the maximum noise peak for each aggressor when only this aggressor switches AS: Obtain the individual noise waveform by simulating the interconnect structure with only one aggressor switching for each time PP alignment NN alignment PN alignment Simulated annealing(SA) and genetic algorithm(GA)

New algorithm SS + AS: WCN is approximated by the larger one between the results obtained by SS and AS

Time complexity

Experiments with the quiet victim Aligned bus Different routing direction Unaligned bus

Aligned bus

Different routing direction

Unaligned bus

Noisy victim SS:

Noisy victim (cont.) SP: Sum of all peak noise values and the peak value of the propagated noise AS: Treat the propagated noise as an individual noise waveform of an extra aggressor

Noisy victim (cont.)

Outline Introduction Preliminaries WCN without timing constraint WCN problem with timing window constraints Conclusion

WCN problem with timing window constraints Each aggressor has the switching timing window The victim has the sampling timing window at the far end Both timing windows should be considered in the algorithm

AS Algorithm For PN alignment:

Expansion of noise waveform

SS Algorithm Determine all the overlapped regions for the timing windows of all the aggressors For each such regions, find the simultaneous switching noise within the sampling window The largest noise among the simultaneous switching noise of all the overlapped regions is the WCN

Experiments The timing windows and routing directions are randomly generated Aligned bus structure The driver size is 100X The victim is quiet

Experimental results

Comparison of WCN under RLC and RC Aggressor switching windows size = 20(ps) Victim sampling windows size = 10(ps)

Comparison of WCN under RLC and RC Aggressor switching windows size = 30(ps) Victim sampling windows size = 15(ps)

Comparison of WCN under RLC and RC Aggressor switching windows size = 50(ps) Victim sampling windows size = 25(ps)

Outline Introduction Preliminaries WCN without timing constraint WCN problem with timing window constraints Conclusion

Conclusion Both switching time and switching logic pattern of aggressors affect the WCN under the RLC model and the routing direction also impacts WCN significantly under RLC model A new SS + AS with linear time complexity has proposed, which has an average underestimation of 3%