16-bit barrel shifter A Mini Project Report

Slides:



Advertisements
Similar presentations
Tutorial 2 Sequential Logic. Registers A register is basically a D Flip-Flop A D Flip Flop has 3 basic ports. D, Q, and Clock.
Advertisements

Give qualifications of instructors: DAP
8085 processor. Bus system in microprocessor.
Chapter 9 Computer Design Basics. 9-2 Datapaths Reminding A digital system (or a simple computer) contains datapath unit and control unit. Datapath: A.
Speical purpose Encoders/Comparators
1 8-Bit Barrel Shifter Cyrus Thomas Ekemini Essien Kuang-Wai (Kenneth) Tseng Advisor: Dr. David Parent December 8, 2004.
CS 151 Digital Systems Design Lecture 37 Register Transfer Level
Overview Part 1 – Datapaths Part 2 – A Simple Computer
Chapter 7. Register Transfer and Computer Operations
CPEN Digital System Design Chapter 9 – Computer Design
Advanced FPGA Based System Design Lecture-9 & 10 VHDL Sequential Code By: Dr Imtiaz Hussain 1.
1. Copyright  2005 by Oxford University Press, Inc. Computer Architecture Parhami2 Figure 10.1 Truth table and schematic diagram for a binary half-adder.
Digital Components and Combinational Circuits Sachin Kharady.
Computer Design Basics
Introduction to FPGA Created & Presented By Ali Masoudi For Advanced Digital Communication Lab (ADC-Lab) At Isfahan University Of technology (IUT) Department.
EKT221 ELECTRONICS DIGITAL II CHAPTER 4: Computer Design Basics
Chapter 4 Computer Design Basics. Chapter Overview Part 1 – Datapaths  Introduction  Datapath Example  Arithmetic Logic Unit (ALU)  Shifter  Datapath.
REGISTER TRANSFER & MICROOPERATIONS By Sohaib. Digital System Overview  Each module is built from digital components  Registers  Decoders  Arithmetic.
EE2420 – Digital Logic Summer II 2013 Hassan Salamy Ingram School of Engineering Texas State University Set 12: Multiplexers, Decoders, Encoders, Shift.
Digital Logic Design.
EKT 221 : Chapter 4 Computer Design Basics
1 KU College of Engineering Elec 204: Digital Systems Design Lecture 23 Introduction Computer Specification –Instruction Set Architecture (ISA) - the specification.
EKT 221 : Digital 2 Computer Design Basics Date : Lecture : 2 hrs.
COMBINATIONAL AND SEQUENTIAL CIRCUITS Guided By: Prof. P. B. Swadas Prepared By: BIRLA VISHVAKARMA MAHAVDYALAYA.
Chapter 3 Boolean Algebra and Digital Logic T103: Computer architecture, logic and information processing.
ACOE161 (Spring2007)MSI Devices1 Revision on MSI Devices M. Mano & C. Kime: Logic and Computer Design Fundamentals (Chapter 5)
1 Introduction to Engineering Spring 2007 Lecture 18: Digital Tools 2.
Appendix C Basics of Logic Design. Appendix C — Logic Basic — 2 Logic Design Basics §4.2 Logic Design Conventions Objective: To understand how to build.
16 Bit Barrel Shifter Using D3L Logic
Class Exercise 1B.
Basic Computer Organization and Design
RTL Design Methodology Transition from Pseudocode & Interface
Digital Electronics Multiplexer
An FPGA Implementation of a Brushless DC Motor Speed Controller
Recap DRAM Read Cycle DRAM Write Cycle FAST Page Access Mode
Multiplexer.
Computer Design Basics
Introduction to Programmable Logic
CSE 140 Lecture 12 Combinational Standard Modules
Chap 7. Register Transfers and Datapaths
CSCI-100 Introduction to Computing
Morgan Kaufmann Publishers The Processor
Morgan Kaufmann Publishers
FPGA BASED SPEED CONTROL OF BLDC MOTOR USING SINUSOIDAL PWM
Digital Electronics Multiplexer
COSC 2021: Computer Organization Instructor: Dr. Amir Asif
CSE 140 Lecture 12 Combinational Standard Modules
Basics Combinational Circuits Sequential Circuits Ahmad Jawdat
ECE 434 Advanced Digital System L12
BARREL SHIFTER.
FIGURE 7.1 Conventional and array logic diagrams for OR gate
Overview Part 1 – Datapaths Part 2 – A Simple Computer Introduction
RTL Design Methodology
Princess Sumaya University
Five Key Computer Components
CSC 220: Computer Organization
BASE BAND DECODER Project Team Gurrampati Venkatakrishna Reddy
Computer Design Basics
Data Flow Description of Combinational-Circuit Building Blocks
Sequential Logic.
Security Implementation Using Present-Puffin Protocol
RTL Design Methodology
RTL Design Methodology Transition from Pseudocode & Interface
RTL Design Methodology
RTL Design Methodology Transition from Pseudocode & Interface
RTL Design Methodology Transition from Pseudocode & Interface
RTL Design Methodology
RTL Design Methodology
Instruction execution and ALU
Chapter 10 Introduction to VHDL
Presentation transcript:

16-bit barrel shifter A Mini Project Report   Mini Project Report Submitted in the partial fulfillment of the requirements for the award of the Degree of Bachelor of Technology ELECTRONICS AND COMMUNICATION ENGINEERING Under the guidance of ( MR S.V.S.PRASAD ) Submitted by G.SHYAMKUMAR (08E31A0458) G.RAMESH (08R21A0499) P. PARDTHASARADHI (08R21A0487)

Abstract A barrel shifter is a digital circuit that can shift a data word by a specified number of bits in one clock cycle. The number of multiplexers required for an n-bit word is n X log2(n) The shifter works by shifting the bits left. Inputs: Data bits D0-D7 & encoded Select lines S2, S1, S0. Outputs: Shifted Data bits Q0 – Q7. Implementation Technology : 0.6 micron process. A barrel shifter, comprising: an n-bit by n-bit transistor array arranged into n rows and n columns

8 Bit Barrel Shifter Block Diagram data(16- bits) clk rst dataout(16bits load_shift no. of bits to be shifted(16-bit

FUNCTION OF BARREL SHIFTER Each shifter will be designed as a 16-bit shifter that receives a 16-bit input data value along with a two’s compliment encoded shift value, and will produce a 16- bit shifted result. This section will describe the internal design characteristics for each shifter.

Introduction to barrel shifter A hardware device that can shift or rotate a data word by any number of bits in a single operation.  It is implemented like a {multiplexer}, each output can be connected to any input depending on the shift distance Four common word sizes and the number of multiplexers needed are listed below: 64-bit — 64 * log2(64) = 64 * 6 = 384 32-bit — 32 * log2(32) = 32 * 5 = 160 16-bit — 16 * log2(16) = 16 * 4 = 64 8-bit — 8 * log2(8) = 8 * 3 = 24

Simulations

Project Summary We designed a 16bit Barrel Shifter that shifts data from an input to an output depending on the combination of three select lines. Our design of the Barrel shifter allows for an increase in the number of input bits without having to modify the existing design. Our design met the specifications for the project.

Applications of barrel shifter Digital Signal Processing Array Processing Graphics Database Addressing High Speed Arithmetic Processors

Summary Our project was a worthwhile endeavor as not many people know what a barrel shifter is and what it is used for. As such, doing it and presenting it to the class has helped to enlighten our classmates. Most importantly we got our circuit design to work and meet specification as we have ably shown in our presentation. We believe that our circuit can become a stepping stone to improving computer organization and memory.

  CONCLUSION Hence we have designed the IP Core for Barrel Shifter using VHDL. The simulation has been done using ISE Simulator. The synthesis has been done using XILINX ISE 9.1i. The bit file has been generated and the output is dumped on the FPGA Device (Spartan3E).

THANK YOU

ANY DOUBTS ?