Design consideration on thin LGAD sensors

Slides:



Advertisements
Similar presentations
Radiation damage in silicon sensors
Advertisements

Sci-Fi tracker for IT replacement 1 Lausanne 9. December 2010.
Development of an Active Pixel Sensor Vertex Detector H. Matis, F. Bieser, G. Rai, F. Retiere, S. Wurzel, H. Wieman, E. Yamamato, LBNL S. Kleinfelder,
Status of the LHCb RPC detector Changes with respect to Note cm strips instead of 3 cm (cost optimization) All gaps same size (standardization)
DAQ WS03 Sept 2006Jean-Sébastien GraulichSlide 1 Report on FEE for PID o Reminder o TOF o EMCAL o Summary Jean-Sebastien Graulich, Geneva.
LHCC referees meeting, 10 October 2005Børge Svane Nielsen, NBI1 Status of the FMD LHCC referees meeting, 10 October 2005 Børge Svane Nielsen Niels Bohr.
Ultra-Fast Silicon Detector 1 This report is a summary of what was shown at IEEE. Nicolo Cartiglia, INFN, Torino - UFSD - Timing Workshop CERN 2014 Nicolo.
TOF at 10ps with SiGe BJT Amplifiers
Mauro Raggi Status report on the new charged hodoscope for P326 Mauro Raggi for the HODO working group Perugia – Firenze 07/09/2005.
Silicon pad detector for an electromagnetic calorimeter at future linear collider experiments: characterisation and test beam results Antonio Bulgheroni.
Why silicon detectors? Main characteristics of silicon detectors: Small band gap (E g = 1.12 V)  good resolution in the deposited energy  3.6 eV of deposited.
NINO RO chip qualification with the laser test system Sakari and Fadmar.
11 th RD50 Workshop, CERN Nov Results with thin and standard p-type detectors after heavy neutron irradiation G. Casse.
Tariq J. Solaija, NCP Forward RPC EDR, Tariq Solaija Forward RPC EDR The Standard RPC for low  regions Tariq J. Solaija National Centre for.
Time Resolution of Thin LGADs Results from the Nov 2014 Beam Test at CERN Improvement in hand: Sensor Capacitance Measurements with  Front TCT 1 Hartmut.
June 1-5, Santa Fe N. M. Vertex Ultra-fast Silicon Detectors June 3, 2015 Abe Seiden UC Santa Cruz.
1 Development of the input circuit for GOSSIP vertex detector in 0.13 μm CMOS technology. Vladimir Gromov, Ruud Kluit, Harry van der Graaf. NIKHEF, Amsterdam,
Ultra-Fast Silicon Detector 1 Aide memoire: we are exploring the possibility of using silicon detectors with moderate gain to achieve ~ 20 ps time resolution.
PHASE-1B ACTIVITIES L. Demaria – INFN Torino. Introduction  The inner layer of the Phase 1 Pixel detector is exposed to very high level of irradiation.
Ultra-Fast Silicon Detectors (UFSD)
25th RD50 Workshop (Bucharest) June 13th, Centro Nacional de MicroelectrónicaInstituto de Microelectrónica de Barcelona IMB-CNM, Barcelona (Spain)
Technology Overview or Challenges of Future High Energy Particle Detection Tomasz Hemperek
1 Nicolo Cartiglia, INFN, Torino - RD50 - Santander, 2015 Timing performance of LGAD-UFSD 1.New results from the last CNM LGAD runs 2.A proposal for LGAD.
BTeV Hybrid Pixels David Christian Fermilab July 10, 2006.
Snowmass, August, 2005P. Colas - InGrid1 M. Chefdeville a, P. Colas b, Y. Giomataris b, H. van der Graaf a, E.H.M.Heijne c, S.van der Putten a, C. Salm.
The development of the readout ASIC for the pair-monitor with SOI technology ~irradiation test~ Yutaro Sato Tohoku Univ. 29 th Mar  Introduction.
- Performance Studies & Production of the LHCb Silicon Tracker Stefan Koestner (University Zurich) on behalf of the Silicon Tracker Collaboration IT -
LHCb Vertex Detector and Beetle Chip
LC Power Distribution & Pulsing Workshop, May 2011 Super-ALTRO Demonstrator Test Results LC Power Distribution & Pulsing Workshop, May nd November.
1 Nick Sinev, ALCPG March 2011, Eugene, Oregon Investigation into Vertex Detector Resolution N. B. Sinev University of Oregon, Eugene.
-1-CERN (11/24/2010)P. Valerio Noise performances of MAPS and Hybrid Detector technology Pierpaolo Valerio.
Status of CNM RD50 LGAD Project27th RD50 Workshop, CERN 2-4 Dec Centro Nacional del MicroelectrónicaInstituto de Microelectrónica de Barcelona Status.
Oct Monolithic pixel detector Update  One chip combining both sensor and read-out – source of ionization e- : epitaxial layer of chip – e- collected.
S. Bota – Calorimeter Electronics overview - July 2002 Status of SPD electronics Very Front End Review of ASIC runs What’s new: RUN 4 and 5 Next Actions.
Eleuterio SpiritiILC Vertex Workshop, April On pixel sparsification architecture in 130nm STM technology ILC Vertex Workshop April 2008 Villa.
A New Inner-Layer Silicon Micro- Strip Detector for D0 Alice Bean for the D0 Collaboration University of Kansas CIPANP Puerto Rico.
CBM 12 th Meeting, October 14-18, 2008, Dubna Present status of the first version of NIHAM TRD-FEE analogic CHIP Vasile Catanescu and Mihai Petrovici NIHAM.
Ultra-Fast Silicon Detector 1 The “4D” challenge A parameterization of time resolution The “Low Gain Avalanche Detectors” project Laboratory measurements.
Hybrid CMOS strip detectors J. Dopke for the ATLAS strip CMOS group UK community meeting on CMOS sensors for particle tracking , Cosenors House,
Low Mass, Radiation Hard Vertex Detectors R. Lipton, Fermilab Future experiments will require pixelated vertex detectors with radiation hardness superior.
Timing capabilities of Ultra-Fast Silicon Detector 1 A parameterization of time resolution A program to calculate Time resolution UFSD Timing capabilities.
Pixel Sensors for the Mu3e Detector Dirk Wiedner on behalf of Mu3e February Dirk Wiedner PSI 2/15.
RD42 Status Report W. Trischuk for the RD42 Collaboration LHCC Meeting – June 12, 2013 Development of CVD Diamond Tracking Detectors for Experiments at.
Page Detector and Electronics R&D for picosecond resolution, single photon detection and imaging J.S. MilnesPhotek Ltd T.M. ConneelyUniversity.
Ultra-Fast Silicon Detector 1 This report is a summary of what was shown at IEEE. Nicolo Cartiglia, INFN, Torino - UFSD - RD50 CERN 2014 Nicolo Cartiglia.
1 /28 LePIX – Front End Electronic conference – Bergamo 25 May 2011 – Piero Giubilato LePIX – monolithic detectors in advanced CMOS Collection electrode.
The design of fast analog channels for the readout of strip detectors in the inner layers of the SuperB SVT 1 INFN Sezione di Pavia I Pavia, Italy.
KLOE II Inner Tracker FEE
 Silicon Vertex Detector Upgrade for the Belle II Experiment
Beam detectors performance during the Au+Au runs in HADES
A General Purpose Charge Readout Chip for TPC Applications
FBK / INFN Roma, November , 17th 2009 G. Darbo - INFN / Genova
Results achieved so far to improve the RPC rate capability
First production of Ultra-Fast Silicon Detectors at FBK
Radiation Monitor: Concepts, Simulation for an Advanced Read Out
Application of VATAGP7 ASICs in the Silicon detectors for the central tracker (forward part) S. Khabarov, A. Makankin, N. Zamiatin, ,
Hartmut F.-W. Sadrozinski, UFSD, 28th RD50 Meeting
Ultra-fast Silicon Detectors Hartmut F.-W. Sadrozinski
Signal Formation & Timing in Conventional P-I-N Diodes
(with R. Arcidiacono, A. Solano)
Chapter 10 Figure 07.
Propagation Time Delay
Propagation Time Delay
Chapter 10 Figure 07.
Status of the CARIOCA project
Status of CMS-PPS timing detectors
Beam Test Results for the CMS Forward Pixel Detector
CBM-MUCH-RPC Electronics
A Beam telescope for the EMC testbeam
Why silicon detectors? Main characteristics of silicon detectors:
Presentation transcript:

Design consideration on thin LGAD sensors What is the correct gain? What is the correct thickness? Use the LGAD CT-PPS demonstrator to answer these questions Nicolo Cartiglia, INFN, Torino

What is the correct gain? The answer at the root of the LGAD approach is: The correct gain is the MINIMUM gain that does the job Why? Gain has obvious drawback in terms of much higher noise, higher leakage current, higher thermal load, segmentation, early breakdown…: you don’t want to have more gain than you need. Nicolo Cartiglia, INFN, Torino

A demonstrator of UFSD capability LGAD UFSD are one of the 2 the official choices (with diamond ) of CMS CT-PPS timing detectors: installation in the Christmas Shutdown. This will be the first LGAD demonstrator LHCC May 2016 Nicolo Cartiglia, INFN, Torino

Layout of detector planes 4 (6) planes per station (qualitative sketch): 180o turn VCI2016 - Roberta Arcidiacono Beam No cracks aligned: 2 (3) planes facing the beam 2 (3) turned by 180o

CT-PPS timing with UFSD silicon sensors Sensors: Final design for CT-PPS 50 micron thick, segmented, gain~ 10 Delivery June 2016 Electronics: custom made for CT-PPS ASIC: 8 ch, 40 mW, amplif-comp chip Designed completed, submitted Delivery Summer 2016 Board: 32 ch, LVDS out to HPTCD Discrete components Circuit design completed Production Summer 2016 Board: 12 ch, analog output to NINO Beam Nicolo Cartiglia, INFN, Torino

UFSD-based CT-PPS Timing system Pursuing two different solutions 1) Baseline CT-PPS solution: UFSD + pre-amp + NINO + HPTDC: NINO HPTDC inside RP UFSD Sensor Surface mounted Time of Arrival Time over Threshold CT-PPS, LHCC March 1st 2016 2) Advanced solution: UFSD + Custom ASIC + HPTDC: HPTDC inside RP UFSD Sensor Custom ASIC

CT-PPS timing with UFSD silicon sensors CT-PPS board with UFSD sensors Test beam with final CT-PPS geometry and 300 micron sensors. UFSD sensors Nicolo Cartiglia, INFN, Torino Best result with 300 micron sensors: ~ 100 ps. Very promising result, next step is to repeat it with 50 micron sensors.

TOFFEE: fully custom made chip for LGAD read- out LVDS HPTDC 0-100% rise time = 3 ns tau: ~ 1.2 ns Analog Input (8ch, 16pads) LVDS Output (16lines) I/O domain CT-PPS, LHCC March 1st 2016

Charge collection in 50 micron vs dose How much charge do we need to have excellent time resolution? Let’s say 50-60k electrons (7-10 fC). 10% less electrons Nicolo Cartiglia, INFN, Torino 50% less electrons We need more gains as trapping becomes more important

Charge collection: how to keep 50k electrons with irradiation Good signal Nicolo Cartiglia, INFN, Torino If there is the same change in gain layer doping as measured in 300 micron sensors, than we need to increase the voltage up to 350 – 400 V to compensate.

Integration time ~ electron collection time Can we use a thicker sensor in CT-PPS? The thickness of the sensor and its gain need to be evaluated depending on the electronics and the application. Integration time ~ electron collection time For the specific case of CT-PPS: TOFFEE: integration time ~ 1.2 ns Thicker: 100 micron vs 75 micron vs 50 micron More charge && Less capacitance More leakage current  compensated by less gain  Shot noise goes up or down? More trapping Currently we keep the thickness of 50 micron, however we are looking into thicker sensors. CT-PPS, LHCC March 1st 2016

50 micron && Gain 10-15 && integration time = 1.2 ns Conclusion CT-PPS: demonstrator of LGAD-UFSD capability. We are approaching the important milestone in the LGAD development of being used for timing in an experiment. Did we select the best possible gain-thickness combination for the CT-PPS? The current design uses: 50 micron && Gain 10-15 && integration time = 1.2 ns As we gain experience we will re-evaluate the design. We already have 75 micron sensors in production and100 micron silicon wafers ready CT-PPS, LHCC March 1st 2016