DAQ ACQUISITION FOR THE dE/dX DETECTOR

Slides:



Advertisements
Similar presentations
January 28th, 2010Clermont Ferrand, Paul Scherrer Institut DRS Chip Developments Stefan Ritt.
Advertisements

A scalable DAQ system using the DRS4 sampling chip H.Friederich 1, G.Davatz 1, U.Hartmann 2, A.Howard 1, H.Meyer 1, D.Murer 1, S.Ritt 2, N.Schlumpf 2 1.
Ultrafast 16-channel ADC for NICA-MPD Forward Detectors A.V. Shchipunov Join Institute for Nuclear Research Dubna, Russia
Front-end electronics for Time Projection Chamber I.Konorov Outlook:  TPC requirements  TPC readout options  Options for TPC FE chips  Prototype TPC.
28 August 2002Paul Dauncey1 Readout electronics for the CALICE ECAL and tile HCAL Paul Dauncey Imperial College, University of London, UK For the CALICE-UK.
6 June 2002UK/HCAL common issues1 Paul Dauncey Imperial College Outline: UK commitments Trigger issues DAQ issues Readout electronics issues Many more.
Design and Performance of the 6 GS/s Waveform Digitizing Chip DRS4 Stefan Ritt Paul Scherrer Institute, Switzerland at 40 mW per channel.
Large Area, High Speed Photo-detectors Readout Jean-Francois Genat + On behalf and with the help of Herve Grabas +, Samuel Meehan +, Eric Oberla +, Fukun.
TOF Electronics Qi An Fast Electronics Lab, USTC Sept. 16~17, 2002.
Fast Waveform Digitizing in Radiation Detection using Switched Capacitor Arrays Stefan Ritt Paul Scherrer Institute, Switzerland.
The GANDALF Multi-Channel Time-to-Digital Converter (TDC)  GANDALF module  TDC concepts  TDC implementation in the FPGA  measurements.
Napoli October 2007 WG3 - Pierre Edelbruck FAZIA WG3 – Front End Electronics.
Understanding Data Acquisition System for N- XYTER.
K.C.RAVINDRAN,GRAPES-3 EXPERIMENT,OOTY 1 Development of fast electronics for the GRAPES-3 experiment at Ooty K.C. RAVINDRAN On Behalf of GRAPES-3 Collaboration.
A Front End and Readout System for PET Overview: –Requirements –Block Diagram –Details William W. Moses Lawrence Berkeley National Laboratory Department.
The DRS2 Chip: A 4.5 GHz Waveform Digitizing Chip for the MEG Experiment Stefan Ritt Paul Scherrer Institute, Switzerland.
Alexei SemenovGeneric Digitizer Generic Digitizer 10MHZ 16 bit 6U VME Board.
Dec.11, 2008 ECL parallel session, Super B1 Results of the run with the new electronics A.Kuzmin, Yu.Usov, V.Shebalin, B.Shwartz 1.New electronics configuration.
March 9, 2005 HBD CDR Review 1 HBD Electronics Preamp/cable driver on the detector. –Specification –Schematics –Test result Rest of the electronics chain.
KLM Trigger Status Barrel KLM RPC Front-End Brandon Kunkler, Gerard Visser Belle II Trigger and Data Acquistion Workshop January 17, 2012.
Front-End Electronics for G-APDs Stefan Ritt Paul Scherrer Institute, Switzerland.
Mai 31th 2011 Christophe Beigbeder PID meeting1 ETD meeting Test setup : Activities in Bari, Univ of Maryland and at Orsay Test setup : Activities in Bari,
THE WaveDAQ SYSTEM FOR THE MEG II UPGRADE … read out by MIDAS Stefan Ritt, Paul Scherrer Institute, Switzerland 15 July 2015MIDAS Workshop, TRIUMF Paul.
Update on works with SiPMs at Pisa Matteo Morrocchi.
PHOTOTUBE SCANNING SETUP AT THE UNIVERSITY OF MARYLAND Doug Roberts U of Maryland, College Park.
C.Beigbeder, D.Breton, M.El Berni, J.Maalmi, V.Tocut – LAL/In2p3/CNRS L.Leterrier, S. Drouet - LPC/In2p3/CNRS P. Vallerand - GANIL/CNRS/CEA SuperB -Collaboration.
A. Calcaterra, R. de Sangro, G. Felici, G. Finocchiaro, P. Patteri, M. Piccolo INFN LNF XIII SuperB General Meeting DCH-I parallel session Elba, 30 May.
29/05/09A. Salamon – TDAQ WG - CERN1 LKr calorimeter L0 trigger V. Bonaiuto, L. Cesaroni, A. Fucci, A. Salamon, G. Salina, F. Sargeni.
SKIROC status Calice meeting – Kobe – 10/05/2007.
 13 Readout Electronics A First Look 28-Jan-2004.
MADEIRA Valencia report V. Stankova, C. Lacasta, V. Linhart Ljubljana meeting February 2009.
Digital Acquisition: State of the Art and future prospects
JESD204B High Speed ADC Interface Standard
Transient Waveform Recording Utilizing TARGET7 ASIC
Setup for automated measurements (parametrization) of ASD2 chip
DAQ (i.e electronics) R&D status in Canada
Jinfan Chang Experimental Physics Center , IHEP Feb 18 , 2011
14-BIT Custom ADC Board Rev. B
Timing and fast analog memories in Saclay
Designing electronics for a TOF Forward PID for SuperB D. Breton & J
Iwaki System Readout Board User’s Guide
96-channel, 10-bit, 20 MSPS ADC board with Gb Ethernet optical output
ETD meeting Electronic design for the barrel : Front end chip and TDC
KRB proposal (Read Board of Kyiv group)
Update of time measurement results with the USB WaveCatcher board & Electronics for the DIRC-like TOF prototype at SLAC D.Breton , L.Burmistov,
VLVNT08 Toulone April 2008 Low Power Multi-Dynamics Front-End Architecture for the OM of a Neutrino Underwater Telescope Domenico Lo Presti Istituto Nazionale.
Ewald Effinger, Bernd Dehning
DCH FEE 28 chs DCH prototype FEE &
The WaveDAQ System for the MEG II Upgrade
PADME L0 Trigger Processor
Ongoing R&D in Orsay/Saclay on ps time measurement: a USB-powered 2-channel 3.2GS/s 12-bit digitizer D.Breton (LAL Orsay), E.Delagnes (CEA/IRFU) Séminaire.
EMC Electronics and Trigger Review and Trigger Plan
A First Look J. Pilcher 12-Mar-2004
Possible Upgrades ToF readout Trigger Forward tracking
Front-end electronic system for large area photomultipliers readout
Christophe Beigbeder/ ETD PID meeting
VELO readout On detector electronics Off detector electronics to DAQ
Example of DAQ Trigger issues for the SoLID experiment
Combiner functionalities
Commodity Flash ADC-FPGA Based Electronics for an
TPC electronics Atsushi Taketani
BESIII EMC electronics
SKIROC status Calice meeting – Kobe – 10/05/2007.
Stefan Ritt Paul Scherrer Institute, Switzerland
The Trigger System Marco Grassi INFN - Pisa
Front-end Electronics for the LHCb Preshower Rémi CORNAT, Gérard BOHNER, Olivier DESCHAMPS, Jacques LECOQ, Pascal PERRET LPC Clermont-Ferrand.
TOF read-out for high resolution timing
Ongoing R&D in Orsay/Saclay on ps time measurement: status of the USB-powered 2-channel 3.2GS/s 12-bit digitizer D.Breton & J.Maalmi (LAL Orsay), E.Delagnes.
Synchronization and trigger management
The QUIET ADC Implementation
Presentation transcript:

DAQ ACQUISITION FOR THE dE/dX DETECTOR FOOT DAQ meeting Matteo Morrocchi Bologna 12 / 07 / 2016

STRUCTURE AND REQUIREMENTS 20 + 20 plastic scintillator bars arranged in two orthogonal layers. double side SiPM read-out 80 channels read-out in coincidence each-others and with the start counter Time resolution of 70 ps (standard deviation) High energy resolution Data rate of few kHz/chn synchronization with the start counter and with the other detector of the system FOOT DAQ meeting Matteo Morrocchi Bologna 12 / 07 / 2016

ADVANTAGES OF DIGITIZED SIGNALS Data rate is not high and digitized waveform can be stored or processed on-line on PC or on FPGA Time resolution can be improved interpolating the rising edge of the waveform Pile-up can be recognized and efficiently rejected or processed with dedicated algorithms Energy resolution can be obtained simply integrating the signal Thresholds for the optimal time resolution and integration time for the best energy resolution has not to be tuned with calibrations because it will be mainly a software post processing elaboration. FOOT DAQ meeting Matteo Morrocchi Bologna 12 / 07 / 2016

DISADVANTAGES OF DIGITIZED SIGNALS A high data bandwidth has to be sustained A huge amount of data need to be post-processed A very fine time sampling is needed Cost can be higher than integrator and discriminators … FOOT DAQ meeting Matteo Morrocchi Bologna 12 / 07 / 2016

FAST DIGITIZER DRS 4 Main features* -SCA (switched capacitors array) -Single 2.5 V power supply -Sampling speed 700 MSPS to 5 GSPS -8+1 channels with 1024 storage cells each -Cascading of channels or chips allows deeper sampling depth -Differential inputs with 950 MHz bandwidth -Differential outputs for direct ADC interfacing -Transparent mode for integrated triggering -Readout time: 30 ns * number of samples -Multiplexed or parallel analog outputs -Low integral nonlinearity: 0.5x10-3 at 1 V range -High SNR: 69 dB after offset correction -Low Noise: 0.35 mV after offset correction Developed in the MEG collaboration and used in the Fast-Digitizer CAEN modules *https://www.psi.ch/drs/DocumentationEN/DRS4_rev09.pdf FOOT DAQ meeting Matteo Morrocchi Bologna 12 / 07 / 2016

FAST DIGITIZER DRS 4 4 – Channels evaluation board is available for a preliminary evaluation of the performance Developed in the MEG collaboration and used in the Fast-Digitizer CAEN modules *https://www.psi.ch/drs/DocumentationEN/DRS4_rev09.pdf https://www.psi.ch/drs/drs-chip FOOT DAQ meeting Matteo Morrocchi Bologna 12 / 07 / 2016

COMMERCIAL SOLUTION - 12-bit @ 5 GS/s, 1024 samples per event - 5, 2.5, 1 GS/s software selectable sampling frequencies - Analog inputs on MCX coaxial connectors - VME64/VME64X (32 ch.), NIM (16 ch.) and Desktop (16 ch.) modules - Special analog inputs (2 ch. for VME; 1 ch. for NIM/Desktop) - 1 Vpp input dynamic range with programmable DC offset adj. - VME64/VME64X, USB and Optical Link communication interfaces - Multi-board synchronization features - 16 programmable LVDS I/Os - Daisy chain capability FOOT DAQ meeting Matteo Morrocchi Bologna 12 / 07 / 2016

COMMERCIAL SOLUTION Is a trigger source? Yes/No Trigger latency of 250 ns Can be triggered? Yes Event Volume? - Acquisition Rate? Dead Time? 180 us dead time for A/D conversion Pile-Up? Two wfs are digitized # Channel? 32 for each module Synchronization in up to 8 modules (256 channels) Infos? 1024 samples @ 5 Gs/s 12 bit resolution FOOT DAQ meeting Matteo Morrocchi Bologna 12 / 07 / 2016

COMMERCIAL SOLUTION Questions: Absolute time stamp Maximum data bandwidth Trigger scheme Interactions with others detectors Cost … FOOT DAQ meeting Matteo Morrocchi Bologna 12 / 07 / 2016

The MEG-II solution From 16 to >10.000 channels Use of 5 Gs/s waveform digitizer SiPMs power supply and configurable amplification circuit on board Clock distribution board for sincronization of several crates Data read out with 1Gb serial links and Gb ethernet to storage up to 1 KHz of DAQ rate Event selection on FPGA Francesconi et al., A new generation of integrated trigger and read out system for the MEG II experiment Galli et al. A new genera)on of integrated trigger and read out system for the MEG II experiment, MOCAST, Thessaloniki 13-05-2016 FOOT DAQ meeting Matteo Morrocchi Bologna 12 / 07 / 2016