A. Aloisio, R. Giordano Univ. of Naples ‘Federico II’

Slides:



Advertisements
Similar presentations
Pegasus-C Intelligent IP Camera Reference Design The Pegasus-C IP Camera Reference Design is an extremely compact, CMOS ready, Texas Instrument's DaVinci.
Advertisements

Automatic Test Equipment- Complete Solution SOFTECH CONSULTANTS.
Pico-SAM9G45 Development Board for Envirobat Presented by Kiran G K Date : 18/06/13.
Development of a Linux- based small-size controller using PoE technology T. Masuda, T. Fukui, R. Tanaka SPring-8 ICALEPCS2005, Oct , Geneva, Switzerland.
Astronomical Array Control & Acquisition System at NAOC Zhaowang Zhao Binxun Ye Research Labs for Astronomy National Astronomical Observatories, Chinese.
Kabuki 2800 Critical Design Review 19 October 2006.
1 Project supervised by: Dr Michael Gandelsman Project performed by: Roman Paleria, Avi Yona 26/4/2004 Multi-channel Data Acquisition System Final_A Presentation.
Development of an ATCA IPMI Controller Mezzanine Board to be used in the ATCA developments for the ATLAS Liquid Argon upgrade Nicolas Dumont Dayot, LAPP.
Team Members Jordan Bennett Kyle Schultz Min Jae Lee Kevin Yeh.
The 6713 DSP Starter Kit (DSK) is a low-cost platform which lets customers evaluate and develop applications for the Texas Instruments C67X DSP family.
Washing Machine SolutionsAffordable Intelligent Motion SenseTile Hardware Design Review 1 CASL, UCD, 12 December Confidential mSemicon & UCD 29/08/2015.
Hall Probe Calibration System
Renesas Electronics America Inc. © 2012 Renesas Electronics America Inc. All rights reserved. Class ID: Rapid Development on the Renesas RX63N RDK using.
NetBurner MOD 5282 Network Development Kit MCF 5282 Integrated ColdFire 32 bit Microcontoller 2 DB-9 connectors for serial I/O supports: RS-232, RS-485,
Saverio Minutoli INFN Genova 1 T1 Electronic status Electronic items involved: Anode Front End Card Cathode Front End Card Read-Out Control card Slow Control.
5 March DCS Final Design Review: RPC detector The DCS system of the Atlas RPC detector V.Bocci, G.Chiodi, E. Petrolo, R.Vari, S.Veneziano INFN Roma.
Leo Greiner IPHC testing Sensor and infrastructure testing at LBL. Capabilities and Plan.
Part A Presentation High Speed Digital Signal Lab Students: Lotem Sharon Yuval Sela Instructor : Ina Rivkin.
02/2008 MATRIX VISION GmbH 1 Presentation The intelligent camera and Image processing sensor.
DLS Digital Controller Tony Dobbing Head of Power Supplies Group.
FEE Electronics progress Mezzanine manufacture progress FEE64 testing and VHDL progress Test mezzanine. Trial mechanical assembly 10th November 2009.
Pulsar II Hardware Overview Jamieson Olsen, Fermilab 14 April 2014
1Auger - North / October 2005 J-M.Brunet, S.Colonges, B.Courty, Y.Desplanches, L.Guglielmi, G.Tristram APC Laboratory – CNRS / IN2P3.
Electrocardiogram (ECG) application operation – Part A Performed By: Ran Geler Mor Levy Instructor:Moshe Porian Project Duration: 2 Semesters Spring 2012.
1 SysCore for N-XYTER Status Report Talk by Dirk Gottschalk Kirchhoff Institut für Physik Universität Heidelberg.
LIGO-G9900XX-00-M LIGO II1 Why are we here and what are we trying to accomplish? The existing system of cross connects based on terminal blocks and discrete.
Julie Prast, Calice Electronics Meeting at LAL, June 2008 Status of the DHCAL DIF Detector InterFace Board Sébastien Cap, Julie Prast, Guillaume Vouters.
FEE Electronics progress PCB layout progress VHDL progress in TBU Prototype fixture for software 9th June 2009.
Marc R. StockmeierDCS-meeting, CERN DCS status ● DCS overview ● Implementation ● Examples – DCS board.
USOP for Belle2 Slow controls A. Aloisio, R. Giordano Univ. of Naples ‘Federico II’ and INFN – Sez. di Napoli A. Anastasio, G. Tortone INFN – Sez. di Napoli.
KM3NeT Offshore Readout System On Chip A highly integrated system using FPGA COTS S. Anvar, H. Le Provost, F. Louis, B.Vallage – CEA Saclay IRFU – Amsterdam/NIKHEF,
Johannes Lang: IPMI Controller Johannes Lang, Ming Liu, Zhen’An Liu, Qiang Wang, Hao Xu, Wolfgang Kuehn JLU Giessen & IHEP.
E. Hazen1 MicroTCA for HCAL and CMS Review / Status E. Hazen - Boston University for the CMS Collaboration.
Front End. Charge pre-amp and detector Voltage regulator. TOP side. Detector linear voltage regulator BOTTOM side. Charge pre-amp.
MADEIRA Valencia report V. Stankova, C. Lacasta, V. Linhart Ljubljana meeting February 2009.
A DWDM link for Real-Time data acquisition systems
Cmod A7 Breadboardable Artix-7 FPGA Module
BUILDING AND IMPLEMENT A EMBEDDED WEB SERVER BASE ON TCP/IP STACK WITH A SoC PLATFORM Professor : CHI-JO WANG Name : Bui Quang Hoa (M982b211)
PADME Front-End Electronics
M. Bellato INFN Padova and U. Marconi INFN Bologna
DAQ read out system Status Report
The Data Handling Hybrid
IP-based 8-port Switched Power Manager
Stefano Levorato INFN Trieste
Status of the ECL DAQ subsystems
Novosibirsk, September, 2017
Design of an AdvancedTCA board Management Controller Solution
Test Boards Design for LTDB
Vinculum II Development Modules
AMC13 T1 Rev 2 Preliminary Design Review E. Hazen Boston University
CALICE DAQ Developments
CCS Hardware Test and Commissioning Plan
PlaatScrum (Raspberry Pi scrum tool) Open Source Project
SCADA for Remote Industrial Plant
DSC - fundamente MPU MCU DSP DSC Alternative Freescale
Status of the DHCAL DIF Detector InterFace Board
xTCA interest group meeting
Cypress PSoC 3 vs. TI UCD90160 Power Supervision Applications
Front-end electronic system for large area photomultipliers readout
RPC Detector Control System
Test Bench for Serdes Radiation Qualification
FEE Electronics progress
Open platform for mixed-criticality applications
Self Introduction & Progress Report
Introduction to Single Board Computer
Command and Data Handling
Readout At ESS JINR and ESS Collaborative Workshop 5th March 2019
What is “Control System” or “Framework”?
Readout Systems Update
Presentation transcript:

A first look @ SOP for Belle2 A. Aloisio, R. Giordano Univ. of Naples ‘Federico II’ and INFN – Sez. di Napoli A. Anastasio, G. Tortone INFN – Sez. di Napoli May. 10th, 2014

Service Oriented Platform (SOP) Cortex A8 uP @ 1GHz Linux OS (Debian) 2 GB Flash 512 MB RAM Designed as a possible general slow-control platform for Belle2 Designed for easy maintainability 3U Eurocard form factor Derived from and compatible with BeagleBoneBlack open source project by Texas Instruments

Front Side 2x USB device 10/100 Ethernet microSD card Monitoring LEDs Power Supply via USB (device) or 5V input Board management via an IPMI*-like interface over 10/100 Ethernet uP Reset Power cycle Loading of bootloader OS flashing uP UART0 console over Ethernet LEDs USB (device) Ethernet microSD USB (host) IPMI-like over Ethernet *Intelligent Platform Management Interface

Rear Side Fully Isolated I/O: Non Isolated I/O: 2x I2C SPI RS232 JTAG All IOs fail proof (?) Non Isolated I/O: Digital IO On-chip ADCs On chip ADC JTAG SPI 2x I2C RS232

Project Status - Hardware Design of first version completed PCB manufacturing completed (10 layers) #5 PCBs delivered @ INFN Na Assembly of 4 units in progress Then tests, debug, troubleshooting, …

Project Status - Software Linux distribution available and open-source (Debian) Software for JTAG programming of Xilinx FPGA completed and tested successfully Software for ADC read-out via I2C in progress Software for IPMI-like features in progress Hot tasks: Integration in EPICS Definition of high-level software architecture : push vs. pull publish/subscribe synchronous vs. asynchronous Network usage and role web or stand-alone GUI

Sensors and more Slow controls deal with 3 types of sensors Thermo-resistance Humidity Current probes Slow acquisition rate (fraction of Hz) High accuracy In Belle-II it is presently done by means of HP multi-meter with analogue mux SOP will/could be interfaced with custom Roma3 preamp, such to provide a low-performance but self-contained DAQ framework

Temperature Monitoring In this revision, SOP does not include peripherals. Instead, it supports protocols for remote data acquisition via field busses (I2C, SPI, JTAG, …) For temperature monitoring in Belle2, LTC2499 seems to be a perfect candidate: 24-bit, ΣΔ architecture 50/60 Hz line noise filter 7.5 Hz sampling Rate Direct Sensor Digitizer Direct Temperature Measurement I2C interface SOP can be directly interfaced with the DC1012A-A board available from Linear Technology for performance evaluation

Conclusion SOP is a self-contained platform for the slow controls of the Belle-2 Forward Calorimeter… … yet, it is general enough to be deployed in other sub-detectors. Specific features can be added if needed. First prototypes available by the end June 2014 Basic software (both system & user oriented) presently under development Deployment of FPGAs (Xilinx Artix ?) will be taken into account if needed