Online clock software status

Slides:



Advertisements
Similar presentations
Categories of I/O Devices
Advertisements

Slide 3-1 Copyright © 2004 Pearson Education, Inc. Operating Systems: A Modern Perspective, Chapter 3 3 Operating System Organization.
RPC Trigger Software ESR, July Tasks subsystem DCS subsystem Run Control online monitoring of the subsystem provide tools needed to perform on-
ALICE Trigger System Features Overall layout Central Trigger Processor Local Trigger Unit Software Current status On behalf of ALICE collaboration:D. Evans,
28 June 2004 ATLAS SCT/Pixel TIM FDR/PRR Martin Postranecky TIM OVERVIEW1 ATLAS SCT/Pixel TIM FDR/PRR 28 June 2004 Physics & Astronomy HEP Electronics.
Robert Gomez-Reino on behalf of PH-CMD CERN group.
MSS, ALICE week, 21/9/041 A part of ALICE-DAQ for the Forward Detectors University of Athens Physics Department Annie BELOGIANNI, Paraskevi GANOTI, Filimon.
Global Trigger H. Bergauer, K. Kastner, S. Kostner, A. Nentchev, B. Neuherz, N. Neumeister, M. Padrta, P. Porth, H. Rohringer, H. Sakulin, J. Strauss,
5 March DCS Final Design Review: RPC detector The DCS system of the Atlas RPC detector V.Bocci, G.Chiodi, E. Petrolo, R.Vari, S.Veneziano INFN Roma.
Designing a HEP Experiment Control System, Lessons to be Learned From 10 Years Evolution and Operation of the DELPHI Experiment. André Augustinus 8 February.
Normal text - click to edit RCU – DCS system in ALICE RCU design, prototyping and test results (TPC & PHOS) Johan Alme.
Introduction and Overview Questions answered in this lecture: What is an operating system? How have operating systems evolved? Why study operating systems?
Computer Architecture. “The design of a computer system. It sets the standard for all devices that connect to it and all the software that runs on it.
11 CTP Training A.Jusko, M. Krivda and R.Lietava..
CS 390- Unix Programming Environment CS 390 Unix Programming Environment Topics to be covered: Distributed Computing Fundamentals.
Status of Data Exchange Implementation in ALICE David Evans LEADE 26 th March 2007.
Chapter 14 Part II: Architectural Adaptation BY: AARON MCKAY.
Data Acquisition for the 12 GeV Upgrade CODA 3. The good news…  There is a group dedicated to development and support of data acquisition at Jefferson.
André Augustinus 10 September 2001 DCS Architecture Issues Food for thoughts and discussion.
An application architecture specifies the technologies to be used to implement one or more (and possibly all) information systems in terms of DATA, PROCESS,
Local Trigger Unit (LTU) status T. Blažek, V. Černý, M. Kovaľ, R. Lietava Comenius University, Bratislava M. Krivda University of Birmingham 30/08/2012.
Advanced Computer Networks Topic 2: Characterization of Distributed Systems.
Database Architectures Database System Architectures Considerations – Data storage: Where do the data and DBMS reside? – Processing: Where.
Advanced Design and System Patterns The Microkernel Pattern.
Control in ATLAS TDAQ Dietrich Liko on behalf of the ATLAS TDAQ Group.
Local Trigger Unit for NA62 Marián Krivda 1), Cristina Lazzeroni 1), Vlado Černý 2), Tomáš Blažek 2), Roman Lietava 1)2) 1) University of Birmingham, UK.
Bernardo Mota (CERN PH/ED) 17/05/04ALICE TPC Meeting Progress on the RCU Prototyping Bernardo Mota CERN PH/ED Overview Architecture Trigger and Clock Distribution.
R. Fantechi. TDAQ commissioning Status report on Infrastructure at the experiment PC farm Run control Network …
Computer Organization & Assembly Language © by DR. M. Amer.
FED RAL: Greg Iles5 March The 96 Channel FED Tester What needs to be tested ? Requirements for 96 channel tester ? Baseline design Functionality.
TTC for NA62 Marian Krivda 1), Cristina Lazzeroni 1), Roman Lietava 1)2) 1) University of Birmingham, UK 2) Comenius University, Bratislava, Slovakia 3/1/20101.
Clock and Trigger T. Blažek, V. Černý, M. Kovaľ, R. Lietava Comenius University Bratislava M. Krivda University of Birmingham.
Clara Gaspar, December 2012 Experiment Control System & Electronics Upgrade.
“Planning for Dry Run: material for discussion” Gianluca Lamanna (CERN) TDAQ meeting
October Test Beam DAQ. Framework sketch Only DAQs subprograms works during spills Each subprogram produces an output each spill Each dependant subprogram.
Clara Gaspar on behalf of the ECS team: CERN, Marseille, etc. October 2015 Experiment Control System & Electronics Upgrade.
The DCS Databases Peter Chochula. 31/05/2005Peter Chochula 2 Outline PVSS basics (boring topic but useful if one wants to understand the DCS data flow)
System Programming Basics Cha#2 H.M.Bilal. Operating Systems An operating system is the software on a computer that manages the way different programs.
NA 62 TTC partition timing T.Blažek, V.Černý, R.Lietava, M.Kovaľ, M.Krivda Bratislava, Birmingham We are developing procedures for timing parameter adjustment.
XML scheme for configuration data V.Černý on behalf of the Bratislava group Initiated by Marco’s call:...a software layer for implementing the handling.
Preparing software for LTU T.Blažek, V.Černý, M.Krivda, R.Lietava, M.Mojžiš Bratislava, Birmingham TDAQ working group meeting, CERN, March 24,
Sergio Vergara Limon, Guy Fest, September Electronics for High Energy Physics Experiments.
PC-based L0TP Status Report “on behalf of the Ferrara L0TP Group” Ilaria Neri University of Ferrara and INFN - Italy Ferrara, September 02, 2014.
ODE Workshop, LIP, 08/04/05 SRP: Current Status Irakli MANDJAVIDZE DAPNIA, CEA Saclay, Gif-sur-Yvette, France.
Object Interaction: RMI and RPC 1. Overview 2 Distributed applications programming - distributed objects model - RMI, invocation semantics - RPC Products.
Object Interaction: RMI and RPC 1. Overview 2 Distributed applications programming - distributed objects model - RMI, invocation semantics - RPC Products.
PVSS an industrial tool for slow control
Software Overview Sonja Vrcic
CCS Hardware Test and Commissioning Plan
Institute of Nuclear Physics Polish Academy of Sciences
Online Control Program: a summary of recent discussions
Chapter 10 Input/Output Organization
Erno DAVID, Tivadar KISS Wigner Research Center for Physics (HU)
Controlling a large CPU farm using industrial tools
The Software Framework available at the ATLAS ROD Crate
L0 processor for NA62 Marian Krivda 1) , Cristina Lazzeroni 1) , Roman Lietava 1)2) 1) University of Birmingham, UK 2) Comenius University, Bratislava,
CS 286 Computer Organization and Architecture
M. Sozzi NA62 TDAQ WG meeting CERN – 20/10/2010
Operating Systems What are they and why do we need them?
TYPES OFF OPERATING SYSTEM
Client-Server Interaction
Chapter 3: Windows7 Part 4.
Who’s in charge in there?
AN ENVIRONMENT FOR REMOTE CONTROL
The LHCb Run Control System
Trigger system Marián Krivda (University of Birmingham)
M. Krivda for the ALICE trigger project, University of Birmingham, UK
The Performance and Scalability of the back-end DAQ sub-system
Tools for the Automation of large distributed control systems
Chapter 13: I/O Systems.
Presentation transcript:

Online clock software status T.Blažek, V.Černý, M.Krivda, R.Lietava, M.Mojžiš Bratislava, Birmingham Brussels meeting, September 2010 1

Trigger and LTU (local trigger unit) Triggers L0 processor 40 MHz clock source Trigger inputs CHOKE/ ERROR Clock + Triggers TTC partition LTU + TTCex LTU + TTCex LTU + TTCex LTU + TTCex . . . . . . . . . . . . . . . . . . . . . . . TTCrx TTCrx TTCrx TTCrx . . . . . . . . . . . . . . . . . . . . . . . QPLL QPLL QPLL QPLL FEE FEE FEE FEE 2

LTU: where it sits devel. phase: in the lab, where the subdetector is developed prod. phase: in the experimental area, all LTU’s together VME processor LTU 4

LTU access VME processor VME driver LTU Outer world communicates with VME processor via TCP/IP LTU access VME processor VME driver LTU VME driver maps VME address space into pc address space LTU is controlled be reading and writing registers in the VME address space 5

LTU software supports 1.testing : support for testing the produced LTU boards for hardware errors 2.run-time: support for run-time control mechanisms 3.slow control: support for communication with slow control system 4.standalone: support for subdetector control and development L0 emulation and communication monitoring 5.expert :support full access of an expert to the LTUs 7

DIM client server architecture VME processor VME driver LTU development phase DIM server 8

VME processor VME driver LTU LTU LTU LTU LTU LTU DIM architecture DIM clients DIM clients DIM clients VME processor VME driver LTU LTU LTU LTU LTU LTU DIM server DIMserver DIM architecture DIM server DIM server DIM server DIM server 9

beta.cern.ch alpha.cern.ch gamma.cern.ch

beta.cern.ch alpha.cern.ch nohup start_dns gamma.cern.ch

export DIM_DNS_NODE=alpha.cern.ch nuhup start_server LTU/CEDAR 1000 beta.cern.ch alpha.cern.ch gamma.cern.ch

export DIM_DNS_NODE=alpha.cern.ch start_client beta.cern.ch alpha.cern.ch export DIM_DNS_NODE=alpha.cern.ch start_client gamma.cern.ch

slow-control requirements needed

Third party software The slow control software client could contain the following code snippet: DimRpcInfo lt("LTU/CEDAR/TEMPERATURE",0xff00000000LL); out=lt.getLonglong(); 23

LTU server API

LTU access VME processor VME driver LTU Outer world communicates with VME processor via TCP/IP LTU access VME processor VME driver LTU VME driver maps VME address space into pc address space LTU is controlled be reading and writing registers in the VME address space 5

vme driver In production phase all LTU centralized in two vme crates, so two vme processors needed each with a vme driver In a developement phase LTUs probably distributed in labs, so more vme crates with vme processors needed NA62 vme driver standard has to be defined Marco circulated our note in e-mail on May 6, no reaction

vme driver CERN (Atlas, Alice) supports vme processors by Concurrent Technologies with vmercc driver developed at CERN by Markus Joos vme processors can be borrowed from CERN pool for the development phase Markus Joos promised NA62 will be given his support For the production phase we suggest to wait for the new Concurrent Technologies product. Markus has already a prototype and works on adapting his vmercc driver. To be available in January. Side remark: vme processor can be diskless. In that case we would need NA62 boot server

Side remark: computer coordinator computer TCP/IP registration computer security management diskless computer support (if any) central NA62 servers (like DIM DNS server) wiki ?

Side remark: resource management Our DMI drivers serve as resources for running the experiment. Run control software should chcek (before starting a new run) that all needed resources are available and in proper state. If not so, action should be taken to make resources available (like start the daemons, put the electronics into a proper state) In our case it might mean that DMI drivers are running and LTUs are in a global state What techniques to be used for resource management SMI++ (?)

SMI++ Run-time Environment Device Level: Proxies C, C++, PVSS ctrl scripts drive the hardware: deduceState handleCommands Abstract Levels: Domains Internal objects Implement the logical model Dedicated language User Interfaces For User Interaction Obj SMI Domain Obj SMI Domain Proxy Proxy Proxy Hardware Devices

Conclusions LTU software in good progress It is time to discuss the whole software chain Comments to: cerny@fmph.uniba.sk (Vlado Cerny) rl@hep.ph.bham.ac.uk (Roman Lietava) 24

SPARE SLIDES

LTU modes of operation Global mode Standalone mode Receive triggers from L0 processor and send them to TTC Standalone mode Emulate L0 processor – triggers Snapshot memory – 27 ms Counters Data for slow control 3

Our development system We have started software development using VME crate in Birmingham Linux VME processor with vme_rcc driver Alice LTU’s in the crate Alice’s LTU will be changed to Marian Krivda’s NA62 LTU when ready. Similar system must be set-up in the each lab where the subdetectors are developed to use LTU in the standalone mode emulating trigger sequences 6

DIM architecture VME processor VME driver LTU development phase DIM clients DIM clients DIM clients VME processor VME driver LTU development phase DIM server 8

DIM structure One DIM Name Server (DNS) for the whole NA62 One DIM server for each LTU The server runs as daemon on the VME processor in the LTU rack. All the LTU server are the same, differing just by the server names. The server is registered by the DNS with a unique server name like LTU/CEDAR Many services run on the LTU server Each service is registered by the DNS by a unique name like LTU/CEDAR/TEMPERATURE Each client asks the DNS who provides the service like LTU/CEDAR/TEMPERATURE and registers for the service. This is done by the DIM system and is completely transparent for the user 11

Core DIM LTU service READ and WRITE An expert can interactively do anything with LTU already now Everything can be done by writing data to proper registers and reading back the register values DIM server provides services LTU/????/WRITE LTU/????/READ as DIM RPC’s (remote procedure call) 15