May 20, 2010 Meeting David W. Smith

Slides:



Advertisements
Similar presentations
INTRODUCTION TO SIMULATION WITH OMNET++ José Daniel García Sánchez ARCOS Group – University Carlos III of Madrid.
Advertisements

Component Oriented Programming 1 Chapter 2 Theory of Components.
Department of Computer Science and Engineering University of Washington Brian N. Bershad, Stefan Savage, Przemyslaw Pardyak, Emin Gun Sirer, Marc E. Fiuczynski,
Chapter 2Test Specification Process. n Device Specification Sheet – Purpose n Design Specification – Determine functionality of design n Test List Generation.
Chapter 22 UML Tooks and UML as Blueprint Model-Driven Architecture (MDA) Object-Constraint Language (OCL)
MotoHawk Training Model-Based Design of Embedded Systems.
UNDERSTANDING JAVA APIS FOR MOBILE DEVICES v0.01.
1/18 CS 693/793 Lecture 09 Special Topics in Domain Specific Languages CS 693/793-1C Spring 2004 Mo, We, Fr 10:10 – 11:00 CH 430.
Behavioral Design Outline –Design Specification –Behavioral Design –Behavioral Specification –Hardware Description Languages –Behavioral Simulation –Behavioral.
1 Software Testing and Quality Assurance Lecture 15 - Planning for Testing (Chapter 3, A Practical Guide to Testing Object- Oriented Software)
Ritu Varma Roshanak Roshandel Manu Prasanna
Creating Test Environments HDL Model HDL Testbench Simulation Engine API stimulus check Testbench Program stimulus check Non-HDL languages may be used.
Institute of Computing Jaca: a Reflective Fault Injection Tool based on Patterns Eliane Martins Cecilia Rubira Nelson Leme Institute of Computing State.
System-Level Types for Component-Based Design Paper by: Edward A. Lee and Yuhong Xiong Presentation by: Dan Patterson.
TM Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective.
An Introduction to Software Architecture
Analog and Mixed-Signal Modeling with VHDL-AMS Abdulhadi Shoufan and Sorin Alexander Huss EWME A. Shoufan Slide 1 ISS.
Scalable Systems Software Center Resource Management and Accounting Working Group Face-to-Face Meeting October 10-11, 2002.
CHAPTER TEN AUTHORING.
Contents 1.Introduction, architecture 2.Live demonstration 3.Extensibility.
1 UML Basic Training. UML Basic training2 Agenda  Definitions: requirements, design  Basics of Unified Modeling Language 1.4  SysML.
VHDL FLI. FLI Definition FLI routines are C programming language functions that provide procedural access to information within the HDL simulator.
Active-HDL Interfaces Building VHPI Applications C Compilation Course 9.
IEEE DASC P Working Group Working Group Meeting September 14, 2010.
© 2012 xtUML.org Bill Chown – Mentor Graphics Model Driven Engineering.
Group-oriented Modelling Tools with Heterogeneous Semantics Niels Pinkwart COLLIDE Research Group University of Duisburg, Germany.
Fall 2004EE 3563 Digital Systems Design EE 3563 VHSIC Hardware Description Language  Required Reading: –These Slides –VHDL Tutorial  Very High Speed.
Debugging parallel programs. Breakpoint debugging Probably the most widely familiar method of debugging programs is breakpoint debugging. In this method,
1. 2 Preface In the time since the 1986 edition of this book, the world of compiler design has changed significantly 3.
Testing OO software. State Based Testing State machine: implementation-independent specification (model) of the dynamic behaviour of the system State:
Preface IIntroduction Objectives I-2 Course Overview I-3 1Oracle Application Development Framework Objectives 1-2 J2EE Platform 1-3 Benefits of the J2EE.
STL CSSE 250 Susan Reeder. What is the STL? Standard Template Library Standard C++ Library is an extensible framework which contains components for Language.
IEEE DASC P WG Meeting - January 12, 2010http:// - 1 Overview of VPI-AMS for Verilog-AMS (1) ♦Extends VPI defined by IEEE Std.
Integration Subcommittee May 26, 2010 Meeting David W. Smith IEEE DASC P Working Group
VHDL-AMS Reballoting FDL'03, 9/24/2003 Ernst Christen.
SUBJECT : DIGITAL ELECTRONICS CLASS : SEM 3(B) TOPIC : INTRODUCTION OF VHDL.
INTRO. To I.T Razan N. AlShihabi
Databases (CS507) CHAPTER 2.
April 22, 2010 Meeting David W. Smith
Flopoco in LegUp Jenny deng.
Testing Tutorial 7.
SysML 2.0 Requirements for Visualization
Dynamo: A Runtime Codesign Environment
HDL simulation and Synthesis (Marks16)
VLSI Testing Lecture 5: Logic Simulation
Topics Modeling with hardware description languages (HDLs).
VLSI Testing Lecture 5: Logic Simulation
Vishwani D. Agrawal Department of ECE, Auburn University
University of Central Florida COP 3330 Object Oriented Programming
Hierarchical Architecture
Topics Modeling with hardware description languages (HDLs).
Gabor Madl Ph.D. Candidate, UC Irvine Advisor: Nikil Dutt
Model-Driven Analysis Frameworks for Embedded Systems
Constructive Computer Architecture: Lab Comments & RISCV
Hardware Description Languages
QGen and TQL-1 Qualification
QGen and TQL Qualification
Yikes! Why is my SystemVerilog Testbench So Slooooow?
Architectural Support for OS
An Introduction to Software Architecture
Verilog-AMS Integration with P1800 SV Standard
Graph Coverage for Specifications CS 4501 / 6501 Software Testing
Fundaments of Game Design
(Computer fundamental Lab)
Architectural Support for OS
Chap 4. Programming Fundamentals
Working with the Compute Block
Dynamic Binary Translators and Instrumenters
SeeSoft A Visualization Tool..
Other System Requirements
Presentation transcript:

May 20, 2010 Meeting David W. Smith VHPI-AMS Subcommitte May 20, 2010 Meeting David W. Smith

Agenda Call to order Volunteer for minutes Approval of agenda Review and approve minutes from April 22 meeting Review action items and any content provided from them Discussion Next Meeting AOB Adjourn

VHDL-AMS VHPI Scope David W. Smith 19 May 2010 Note: Many of these ideas are derived from the ISCAS 2004 paper “Programming Interface Requirements for an AMS Simulator” by Martin Vlach as well as review of the 1076-2008 LRM.

Possible Tools Tools which traverse the elaborated design Examples: checkers, connectivity or behavior extractors, browser, schematic/symbol generators, parameter selection in setting up simulation, static power estimation These do not interact with simulation but uses the design information defined in the model Tools which query the elaborated design during simulation Examples: profilers and coverage tools, dynamic power estimation These interact with the elaborated design while simulation progress and does not control the simulation Tools which control simulation and modification of the elaborated design Examples: optimization, sensitivity, large signal steady state, worst case, parametric and statistical sweeps, fault insertion, debuggers, dynamic testbenches These query and modify the elaborated design and also control the running of simulation.

Possible Tools (continued) Tools which interact with simulation results and the elaborated design Examples: results browsers, stress or safe operating region analysis, fault analysis These browse both the simulation results and the elaborated design Tools which couple the elaborated design and simulation cycle with other tools Examples: coupled simulation, hardware in the loop These provide a programmatic interface between architectures in the VHDL-AMS design and a “model” in the other tool and also provide hooks to synchronize the simulation cycle with the other tool (typically during event handling). Definition of models written in procedural languages that are coupled to the elaborated design Examples: C language models, embedded software models These require the ability to interact with elaboration and become part of the elaborated design. Any interaction with the simulation cycle is the same as that available in VHDL-AMS.

Derived Requirements Standard utilities provided in VHPI extended for VHDL-AMS objects. Examples include printing, comparing values, error handling. Static design data provided in VHPI extended for VHDL-AMS objects. Object access to query new objects such as free quantities and through/across quantities on branches. Modification of generics on elaborated design, modifying connections, or adding/deleting elements. This will require either incremental or full elaboration. It does not really change the simulation cycle. It could be implemented as modifications on the elaborated design before simulation. Modification of quantities during simulation (forcing quantity values, shorting and opening nodes) and adding/deleting elements These requires modification to the simulation cycle to allow for breaking the simulation cycle, elaboration changes, and then continue the simulation cycle. Extend VHPI foreign interface to support VHDL-AMS objects. This will require standardization of the interface and abstraction of the simulation routines. Simulation interaction and control since VHDL-AMS does not define a simulation command this is somewhat problematic and can be very implementation dependent. Simulation for VHDL-AMS is not just time domain. Extensions for Frequency and DC are required.

IEEE 1076-2008 VHPI Based off of IEEE 1076-2002 (so is not complete). Provides Library Information Model (library contents) Design Hiearchy Information Model (elaborated design) Includes callbacks during tool execution, model simulation, change of value of VHDL objects Hierarchy, static object, connectivity, post-analysis data access Support for implementing foreign models Debug runtime Dynamic elaboration Support for stop/restart

Scope of VHPI-AMS effort The VHPI-AMS is an extension of the VHPI defined in IEEE 1076-2008. The VHPI-AMS will not extend the digital information model to IEEE 1076-2008. Derived requirements that will be supported: Standard utilities provided in VHPI extended for VHDL-AMS objects. Examples include printing, comparing values, error handling. Static design data provided in VHPI extended for VHDL-AMS objects. Object access to query new objects such as free quantities and through/across quantities on branches. Modification of generics on elaborated design (which may cause the a re-elaboration) during restart. Extend VHPI foreign interface to support VHDL-AMS objects. Simulation interaction and control for stop/start Derived requirements that will not be supported: Modifications of the value of a quantity will not be supported in this version. Adding/deleting elaborated items will not be support in this version. Modifying connections, or adding/deleting elements on elaborated design. Modification of quantities during simulation (forcing quantity values, shorting and opening nodes) and adding/deleting elements. No special semantics for meta simulation (monte carlo, worst case, etc…) will be added. These may still be implementable with the core VHPI and above extensions. These restrictions will allow most of the tools to be implemented