V7.0 Linked BIRDs Bob Ross IBIS Editorial Task Group April 7, 2017

Slides:



Advertisements
Similar presentations
Test process essentials Riitta Viitamäki,
Advertisements

ICT Class System Life Cycle.  Large systems development projects may involve dozens of people working over several months or even years, so they cannot.
1 Software Testing and Quality Assurance Lecture 15 - Planning for Testing (Chapter 3, A Practical Guide to Testing Object- Oriented Software)
Pluto Building a large financial system in PERL. What is Pluto? Life insurance system Keeps track of mutual funds Handles accounts Handled EUR.
Systems Analysis and Design in a Changing World, 6th Edition
Systems Analysis I Data Flow Diagrams
Using Dynamic Lists in SAS Stored Processes for Genetic Toxicity Historical Control Data Volker Harm, PhUSE Conference 2011, Brighton.
1 SILVER FLAG BPA ORDERING OFFICIAL TRAINING. 2 Purpose Is to provide you, our customer, the information and knowledge to perform as an Ordering Official.
IBIS Interconnect BIRD Draft 3 Walter Katz Signal Integrity Software, Inc. IBIS Summit, DesignCon Santa Clara, CA January 30, 2015.
01/30/04 *Other brands and names are the property of their respective owners Page 1 Futures Subcommittee Proposed “New” Futures Subcommittee To create,
IBIS-AMI and Direction Indication February 17, 2015 Updated Feb. 20, 2015 Michael Mirmak.

© 2007 Cisco Systems, Inc. All rights reserved. 1 IBIS Quality Review A status review of the IBIS Quality specification Mike LaBonte, Cisco Systems.
Updated Interconnect Proposal Bob Ross, Teraspeed Labs EPEPS 2015 IBIS Summit San Jose, CA, October 28, 2015 Updated Interconnect.
Rev. 0 CONFIDENTIAL Mod.19 02/00 Rev.2 Mobile Terminals S.p.A. Trieste Author: M.Fragiacomo, D.Protti, M.Torelli 31 Project Idea Feasibility.
IMIC DISCUSSION Bob Ross Interconnectix Business Unit Mentor Graphics Corporation IBIS Summit Meeting, San Diego, CA December 7, 1998.
IBIS-AMI and Direction Indication February 17, 2015 Michael Mirmak.
Cross Language Clone Analysis Team 2 April 7, 2011.
Functions, Procedures, and Abstraction Dr. José M. Reyes Álamo.
IBIS Specification Direction Michael Mirmak Intel Corp. Chair, EIA IBIS Open Forum.
EGEE is a project funded by the European Union under contract IST JRA1-SA1 requirement gathering Maite Barroso JRA1 Integration and Testing.
Modeling Tough Scheduling Problems with Software Alex S. Brown Mitsui Sumitomo Marine Management (USA), Inc.
Configuration Management and Change Control Change is inevitable! So it has to be planned for and managed.
Updated Interconnect Proposal Bob Ross, Teraspeed Labs Draft Presented September 23, 2015 at the Interconnect Working Group Copyright.
Intel Confidential IBIS & ICM Interfacing: A New Proposal Michael Mirmak Signal Integrity Engineering Intel Corp. Chair,
IBIS & ICM Interfacing: Three Options Michael Mirmak Intel Corporation December 4, 2007.
A Tour of the IBIS Quality Specification DesignCon East IBIS Summit April 5, 2004 Robert Haller Signal Integrity Software, Inc. 6 Clock.
IBIS Specification Direction Michael Mirmak Intel Corp. Chair, EIA IBIS Open Forum.
06/02/04 *Other brands and names are the property of their respective owners Page 1 New IBIS Cookbook 1.0 Introduction.
Win with Technology Leadership. Leap Ahead IBIS Enhancement Priorities: Differential Pins and Measurements as an Example Michael Mirmak Intel Corp. Chair,
IBIS FUTURES COMMITTEE MULTILINGUAL MODEL: [Circuit Call] REFERENCES John Angulo 8 th April 2004.
10/07/04 *Other brands and names are the property of their respective owners Page 1 IBIS & ICM Interfacing Options Alternative.
Updated Interconnect Proposal Bob Ross, Teraspeed Labs EPEPS 2015 IBIS Summit San Jose, CA, October 28, 2015 Updated Interconnect.
Pin Mapping Key Concepts From IBIS 6.0… “The [Pin Mapping] keyword names the connections between POWER and/or GND pins and buffer and/or terminator voltage.
IBIS & ICM Interfacing: Simple Link Michael Mirmak September 21, 2005.
IBIS Status and Future Direction Michael Mirmak Intel Corp. Chair, EIA IBIS Open Forum マイケル マ一マク インテル コ一ポレ一 ション 会長,アイビス JEITA IBIS Conference March 24,
Interconnect Terminal Mapping Figures 30 Sep
Fixing [Pin Mapping] Walter Katz Signal Integrity Software, Inc. IBIS Summit, DesignCon Santa Clara, CA January 22, 2016.
References in IBIS Bob Ross, Teraspeed Labs IBIS ATM Meeting January 12, 2016 Copyright 2016 Teraspeed Labs 1.
Simulation [Model]s in IBIS Bob Ross, Teraspeed Labs Future Editorial Meeting April 22, 2016 Copyright 2016 Teraspeed Labs 1.
[Die Supply Pads] Walter Katz Signal Integrity Software, Inc. IBIS Interconnect January 6, 2016.
1 April 14, Starting New Open Source Software Projects William Cohen NCSU CSC 591W April 14, 2008.
IBIS Interconnect BIRD Draft 0 Walter Katz Signal Integrity Software, Inc. IBIS Summit, DesignCon January 27, 2015.
Methodologies/Life Cycle Models
IBIS 6.2 Editorial Resolutions
SQL Server Statistics and its relationship with Query Optimizer
Software Configuration Management
Business (Agency) Process Discovery and Documentation Workshop
Component and Deployment Diagrams
CONTRACT ADMINISTRATION
Managing the Project Lifecycle
Package Modeling Today
BIRD Terminology Issues Bob Ross
Walter Katz IBIS-ATM December 8, 2015
IBIS Interconnect Task Group December 15, 2015
Chapter 8 The Routing Table: A Closer Look
IBIS [Model Selector] Improvement Proposal
Disclaimer The information in this presentation is confidential and proprietary to SAP and may not be disclosed without the permission of SAP. Except for.
UML Activity Diagram Documents the Flow the of Program
IBIS Specification Roadmap
CHAPTER 4 PROPOSAL.
CHAPTER 4 PROPOSAL.
New IBIS Cookbook 1.0 Introduction 2.0 Pre-Modeling Steps
RTI University ScorecarD
Pin Reference Concerns Bob Ross, Teraspeed Labs
Executable Specifications
IBIS 6.2 Editorial Resolutions
IBIS Interconnect Task Group August 23, 2017
[Pin Reference] Cases Bob Ross, Teraspeed Labs
Presentation transcript:

V7. 0 Linked BIRDs Bob Ross bob@teraspeedlabs V7.0 Linked BIRDs Bob Ross bob@teraspeedlabs.com IBIS Editorial Task Group April 7, 2017 Copyright 2017 Teraspeed Labs

Several BIRDs Linked with V6.1 and/or with Other BIRDs Purpose: what should go into the next release? Some major links shown next with the legend: X Y (reason) means Y requires X (because …) Links documented in BIRDs and imply same release Otherwise the Editorial Task Group would have to do the links Also, parser developer might raise more linkage issues Copyright 2017 Teraspeed Labs

BIRD186.1 File Name Subdirectories and File Names BIRD186.1  Version 6.1 (many file formats and files) BIRD186.1  BIRD189.X (.ims subdirectory calls and .ims file) BIRD186.1  BIRD147.6 (subdirectories for backchannel) BIRD186.1  Version 6.1 (assumes no impact of Supporting File name subdirectories) BIRD186.1  Version 6.1, BIRDs (file name capitalization relaxation throughout, but still maintain distinct file capitalization differences) Copyright 2017 Teraspeed Labs

BIRD181.X Terminal Names BIRD181.X  Version 6.1 (standard I-V tables) BIRD181.X  New BIRDs (for other I-V table terminals, notes on data derivation, [ISSO PU], etc.) BIRD181.X  Potential Reference BIRD (terminal notation and equation formulation) IBIS 6.1 [Receiver Thresholds]  BIRD189.X (terminal names such as Pullup_ref, etc.) BIRD189.X  BIRD181.X (match Buffer terminal names including Pullup_ref, Buf_I/O versus Buffer_I/O issue) Copyright 2017 Teraspeed Labs

BIRD182 [Pin Mapping] bus_label, BIRD180, BIRD184 pin_name rules BIRD182 Version 6.1 (new rules and bus_label defaults to signal_name) BIRD182  Version 6.1 (unknown impact on [Define Package Model] checking) BIRD189.X  Version 6.1 (two more ways to add bus_label to [Pin Mapping] with [Bus Label] and [Die Supply Pads] , more checks for POWER/GND and signal_name conflicts) BIRD180, BIRD184  IBIS V6.1 (distinct pin_names, rail model_name differences versus rail signal_name) Copyright 2017 Teraspeed Labs

Candidate BIRDs 12-18? BIRDs BIRD158.X unknown linkage to BIRD189.X? Some with internal dependencies E.g., Five BCI parameters with new all or none rule More BIRDs add more … Spec work Contract work for checking rules and for quote Parser project includes source code changes, test cases, error code spreadsheet update, and testing Funding issues and longer schedule Copyright 2017 Teraspeed Labs

Parser Contract Writing Can Begin Legally required for services and payment Many BIRDs already known Need to specify some checking details Needed for an accurate quote Signed contract needed before parser work begins Parser funding needs to be assured before parser work begins Project could be broken up, but an incomplete parser should never be officially released Copyright 2017 Teraspeed Labs

Example of $10,000 Contract Detail for ibischk6 V6.0.0 (7 BIRDs) Copyright 2017 Teraspeed Labs

Example: Checking Details Copyright 2017 Teraspeed Labs

Example: Checking Details Copyright 2017 Teraspeed Labs

Example: Checking Details Copyright 2017 Teraspeed Labs

Parser Delivery Delivered only after all test cases work correctly Complexity implies several iterations with parser developer before actual distribution Example: Four iterations for ibischk6 V6.1.3 due to issues and failures with IBIS-AMI BUG179 checking between executable models and platforms and bits Follow on Version 6.1 work including PAM4 addition - $5,800 Copyright 2017 Teraspeed Labs

Conclusions Full IBIS V7.0 requires more BIRDs and time No quick release of ibischk7 V7.0.0 Can start parser contract with what we know E.g., spell out many tests needed for BIRD189.X Quicker release requires trading off features and “requirements” for other “requirements” E.g., Backchannel without subdirectories and no BIRD186.X Otherwise BIRD147.6 is pushed to the end with BIRD189.X (Interconnect Modeling) What is the best path forward? Copyright 2017 Teraspeed Labs