. ASAP 2017 Ramine Roane Sr Dir Product Planning July 12, 2017.

Slides:



Advertisements
Similar presentations
VHDL Design of Multifunctional RISC Processor on FPGA
Advertisements

Faculty of Sciences and Technology University of Algarve, Faro João M. P. Cardoso April 30, 2001 IEEE Symposium on Field-Programmable Custom Computing.
VHDL - I 1 Digital Systems. 2 «The designer’s guide to VHDL» Peter J. Andersen Morgan Kaufman Publisher Bring laptop with installed Xilinx.
Device Tradeoffs Greg Stitt ECE Department University of Florida.
A reconfigurable system featuring dynamically extensible embedded microprocessor, FPGA, and customizable I/O Borgatti, M. Lertora, F. Foret, B. Cali, L.
Steven Koelmeyer BDS(hons)1 Reconfigurable Hardware for use in Ad Hoc Sensor Networks Supervisors Charles Greif Nandita Bhattacharjee.
Characterization Presentation Neural Network Implementation On FPGA Supervisor: Chen Koren Maria Nemets Maxim Zavodchik
COE Labs Objectives and Benefits. General Objectives 1.Students’ training using state-of-the-art facilities through course labs 2.Enable world-class research.
ENGIN112 L38: Programmable Logic December 5, 2003 ENGIN 112 Intro to Electrical and Computer Engineering Lecture 38 Programmable Logic.
Configurable System-on-Chip: Xilinx EDK
Seven Minute Madness: Reconfigurable Computing Dr. Jason D. Bakos.
UCB November 8, 2001 Krishna V Palem Proceler Inc. Customization Using Variable Instruction Sets Krishna V Palem CTO Proceler Inc.
Seven Minute Madness: Reconfigurable Computing Dr. Jason D. Bakos.
CS 151 Digital Systems Design Lecture 38 Programmable Logic.
Mahesh Sukumar Subramanian Srinivasan. Introduction Face detection - determines the locations of human faces in digital images. Binary pattern-classification.
Using FPGAs with Embedded Processors for Complete Hardware and Software Systems Jonah Weber May 2, 2006.
Distinctions Between Computing Disciplines
Field Programmable Gate Array (FPGA) Layout An FPGA consists of a large array of Configurable Logic Blocks (CLBs) - typically 1,000 to 8,000 CLBs per chip.
FPGA Based Fuzzy Logic Controller for Semi- Active Suspensions Aws Abu-Khudhair.
Introduction to Reconfigurable Computing Greg Stitt ECE Department University of Florida.
EKT303/4 PRINCIPLES OF PRINCIPLES OF COMPUTER ARCHITECTURE (PoCA)
EKT303/4 PRINCIPLES OF PRINCIPLES OF COMPUTER ARCHITECTURE (PoCA)
26 February 2009Dietrich Beck FPGA Solutions... FPGA and LabVIEW Pattern Generator Multi-Channel-Scaler.
Sumit Kumar Archana Kumar Group # 4 CSE 591 : Virtualization and Cloud Computing.
1 3-General Purpose Processors: Altera Nios II 2 Altera Nios II processor A 32-bit soft core processor from Altera Comes in three cores: Fast, Standard,
Floating Point vs. Fixed Point for FPGA 1. Applications Digital Signal Processing -Encoders/Decoders -Compression -Encryption Control -Automotive/Aerospace.
Dr. Alireza Ghorshi Dr. Mohammad Mortazavi Dr. Mohammad Khansari Dr. Alireza Nemany Pour.
IEEE ICECS 2010 SysPy: Using Python for processor-centric SoC design Evangelos Logaras Elias S. Manolakos {evlog, Department of Informatics.
Page 1 Reconfigurable Communications Processor Principal Investigator: Chris Papachristou Task Number: NAG Electrical Engineering & Computer Science.
Reminder Lab 0 Xilinx ISE tutorial Research Send me an if interested Looking for those interested in RC with skills in compilers/languages/synthesis,
Introduction to Reconfigurable Computing Greg Stitt ECE Department University of Florida.
EE3A1 Computer Hardware and Digital Design
Algorithm and Programming Considerations for Embedded Reconfigurable Computers Russell Duren, Associate Professor Engineering And Computer Science Baylor.
EKT303/4 PRINCIPLES OF PRINCIPLES OF COMPUTER ARCHITECTURE (PoCA)
How* to Win the #BestMicrosoftHack Shahed Chowdhuri Sr. Technical WakeUpAndCode.com *Hint: Use the Cloud.
M.Mohajjel. Digital Systems Advantages Ease of design Reproducibility of results Noise immunity Ease of Integration Disadvantages The real world is analog.
Computer Architecture Lecture 26 Past and Future Ralph Grishman November 2015 NYU.
ECE Lecture 1 1 ECE 561 Digital Circuit Design Department of Electrical and Computer Engineering The Ohio State University.
Performed by: Itamar Niddam and Lior Motorin Instructor: Inna Rivkin המעבדה למערכות ספרתיות מהירות High speed digital systems laboratory הטכניון - מכון.
Philipp Gysel ECE Department University of California, Davis
It’s Time for Cognitive Computing
Effects of Limiting Numerical Precision on Neural Networks
QM/BUPT Joint Programme
Programmable Logic Devices
Main Research Areas Signal Processing and Communications
Programmable Hardware: Hardware or Software?
Dynamo: A Runtime Codesign Environment
Siemens Enables Digitalization: Data Analytics & Artificial Intelligence Dr. Mike Roshchin, CT RDA BAM.
Free Cloud Management Portal for Microsoft Azure Empowers Enterprise Users to Govern Their Cloud Spending and Optimize Cloud Usage and Planning MICROSOFT.
Utilizing AI & GPUs to Build Cloud-based Real-Time Video Event Detection Solutions Zvika Ashani CTO.
ENG3050 Embedded Reconfigurable Computing Systems
FPGAs in AWS and First Use Cases, Kees Vissers
Introduction to Reconfigurable Computing
Power-Efficient Machine Learning using FPGAs on POWER Systems
Voice Analytics on Microsoft Azure Allows Various Customers to Get the Most Out of Conversations with Clients Through Efficient Content Analysis MICROSOFT.
Dynamically Reconfigurable Architectures: An Overview
A Digital Signal Prophecy The past, present and future of programmable DSP and the effects on high performance applications Continuing technology enhancements.
Embedded systems, Lab 1: notes
Dell Data Protection | Rapid Recovery: Simple, Quick, Configurable, and Affordable Cloud-Based Backup, Retention, and Archiving Powered by Microsoft Azure.
Degree-aware Hybrid Graph Traversal on FPGA-HMC Platform
A High Performance SoC: PkunityTM
AI Stick Easy to learn and use, accelerate the industrialization of artificial intelligence, and let the public become an expert in AI.
Optimizing stencil code for FPGA
Greg Stitt ECE Department University of Florida
Sahand Salamat, Mohsen Imani, Behnam Khaleghi, Tajana Šimunić Rosing
Dep. of Information Technology By: Raz Dara Mohammad Amin
IoT, Tekoäly ja wearables
® IRL Solutions File Number Here.
NetPerL Seminar Hardware/Software Co-Design
(Lecture by Hasan Hassan)
Presentation transcript:

. ASAP 2017 Ramine Roane Sr Dir Product Planning July 12, 2017

Xilinx “All Programmable” Solutions Coverage Computer Architecture Digital Logic Image and Video Processing On Chip Networks Speech Recognition FEC Coding Hardware Software Co-Design Encryption Ideal for Teaching and Research CAD Tools Dynamically Reconfigurable Systems High Performance Computing Networking Configurable Computing Digital Signal Processing Embedded Systems Robotics

Examples of State-of-the-Art Projects Source: http://www.openhw.eu/2016-finalists.html

Enabling Innovation from the Edge to the Cloud Innovation at Cloud scale Innovation at the edge Application Developers (Python, C, C++, OpenCL, VHDL, Verilog…)

FPGA Accelerators at Cloud Scale Genomics Big Data Analytics Search 10x 70-80x Financial Analytics >50x 10-100x 5-10x less power Machine Learning Video Transcoding Xilinx reduced precision DNN >10x GPU >25x programming models Cloud-based (Xilinx tools on the Cloud) On-Premise tools (install locally) – free for Universities

Hot Research: Machine Learning & Custom Optimization Trimming, Compression Reduced, fixed point vs. FP16 CNN moving to int16 and int8 with little loss in accuracy Research in BNN is improving quickly 1-bit accuracy The extreme case of 1-bit Precision Expense in accuracy but improving quickly HOT Research Area!

Custom Precision & Performance Advantage TOPS 1b 93 22 221 P4 TPU XLNX Reducing precision from 8b to 1b shrinks cost by 64x Potential to scale CNN performance to above 200TOPS TOPS 8b 8b 1b 1b 1b 1b 1b 1b 1b 1b 1b 1b 1b 1b 1b 1b 1b 1b 1b 4x 1b 1b 1b 1b 1b 1b 1b 1b 1b 1b 1b 1b 1b 1b 1b Theoretical peak for TPU and P4 and VU13P, 1.25LUTs/op, 400MHz, 80% 1b 1b 1b 1b 1b 1b 1b 1b 4b Opensourced for PYNQ 93 1b 1b 1b 1b 1b 1b 1b 1b 64x 1b 1b 1b 1b 1b 1b 1b 1b 1b 1b 1b 1b 1b 1b 1b 1b 22 22 10 1b 1b 1b 1b 1b 1b 1b 1b TPU P4 XLNX

Takeaways Xilinx “All Programmable” devices ideal of research in EE & CS Hardware programmability enables novel approaches & breakthroughs From the Edge to the Cloud Strong University program that supports young researchers