2 protos in MASER (One in Valencia, One sent to Nikhef)

Slides:

Advertisements

Similar presentations

Jiggy Bot Aka Cyclops.

Advertisements

Marzo 2004Flavio Dal Corso INFN-Pd1 Status of Drift Tubes Local Trigger Electronics.

Building a Pressure/Temperature Weather Station (Sensor Pack) AEM 1905, Fall 2008.

EES: Burn – in test Eliminate infant mortality: Not possible to detect it with AOI, FPT, X-ray or ICT! 1.

Endcap Muon meeting: UC Davis, Feb , 2005 J. Hauser UCLA 1 TMB and RAT Status Report Outline: Current status of TMB and RAT boards Noise measurements.

LAB 3 Finite State Machines On Xilinx Mike Lowey.

LAr ROD Status Arno Straessner and Alain, Daniel, Annie, Manuel, Imma, Laurent, Eric, Jean-Pierre, Gilbert,... ATLAS Geneva DPNC January 12 th, 2005.

October 8, 2014CLBv2, Vidyo Peter Jansweijer Nikhef Amsterdam Electronics- Technology KM3NeT CLBv2 1.

Robust Low Power VLSI R obust L ow P ower VLSI Designing Printed Circuit Boards – PADS Logic Yousef Shakhsheer Robust Low Power VLSI.

Production Readiness Review of Frascati MWPC Production Site December 4 th, 2003 – P. Campana.

Paolo Musico on behalf of KM3NeT collaboration The Central Logic Board for the KM3NeT detector: design and production Abstract The KM3NeT deep sea neutrino.

ISR Work Progress Report Muon Week April 10 th 2003 A. Benvenuti INFN Bologna.

CLBv2 Planning: Production of 6 prototypes -> December st Pre-serie 50 units -> April 2014 (following with the current planning) (Need to purchase.

FEE Electronics progress Mezzanine manufacture progress FEE64 testing and VHDL progress Test mezzanine. Trial mechanical assembly 10th November 2009.

Mary-Cruz Fouz CIEMAT-Madrid Muon Week Bologna Apr03 Madrid Status Report.

V. Cindro, Jožef Stefan Institute, Ljubljana, Slovenia DAQ, DCS, Power Supply and Cables Review CERN, March Electrical PP1 Basic features Electrical.

May 2001, Istanbul Workshop High Voltage Plates and Capacitor Status Jack Fowler.

September 24-28, 2012 Carol Lenk Introduction to Prototyping a LED Driver Part II: Using PCB Layout Software – Schematic Capture and Component Libraries.

Lecture #3 Page 1 ECE 4110–5110 Digital System Design Lecture #3 Agenda 1.FPGA's 2.Lab Setup Announcements 1.HW#2 assigned Due.

Visit to Heidelberg Loek Ceelie Henk Schuijlenburg.

PRACTICAL ELECTRONICS MASTERCLASS ASSEMBLY PRESENTATION (MR BELL) 1.

January 28, 2015CLBv2, Vidyo Peter Jansweijer Nikhef Amsterdam Electronics- Technology KM3NeT CLBv2 1.

SP04 Production Lev Uvarov RICE Muon Trigger Meeting August 27, 2004.

CERN adb Chamber Support Structure Installation MUON SYSTEM INTEGRATION MEETING - Status of Production of support panels - Things to be settled.

Road to SiD Test beam at LNF (Frascati) BTF 23 – 30 June. MarchAprilMay June July 22 June DEAD LINE June: Assembly of electronics parts over the PCB (APV25.

1/5 ECAL/HCAL Front-end status Calorimeter Meeting Frédéric Machefert Wednesday February 9 th, 2011.

Colorado Space Grant Consortium Gateway To Space ASEN / ASTR 2500 Class #06 Gateway To Space ASEN / ASTR 2500 Class #06.

AIDA FEE64 production report January 2011 Manufacturing Power Supply FEE64 revision A “3 hour test” 19th January

ASSEMBLING THE PCB Have the PCB in front of you as shown. Make sure there are no copper tracks showing. This side is called the component side.

10/7/2003Thomas Schneider1 Status report of CERN/PNPI Tooling support for PNPI M2R2 Prototype Plans towards the PRR.

July, IFIC (CSIC – Universidad de Valencia) CLB: MULTIBOOT 1.

TEL62 update Franco Spinella INFN-Pisa 28/3/2012 CERN- TDAQ WG.

9/12/2003Ivan Hruska1 First box prototype –Box design in July ‘03 –Box produced during August ’03 Tested last week in few fingers Small changes necessary.

January 28-30, 2014KM3NeT, Electronics Workshop A‘dam Peter Jansweijer Nikhef Amsterdam Electronics- Technology KM3NeT CLBv2 1.

Receiving 91 PB this week: A little bit more of work load! (We will be for a while production guys :) Test bench separated in two parts: 1.- The PB will.

Pulsar Hardware Status Burkard Reisert (FNAL) March, 14 th 2003.

NIKHEF 2014 David Calvo IFIC (CSIC – Universidad de Valencia) Time to Digital Converters for KM3NeT Data Readout System.

1 Status of Validation Board, Selection Board and L0DU Patrick Robbe, LAL Orsay, 19 Dec 2006.

An introduction to PIC’s for KS3 and KS4. Mr Rooks Hetton School.

Year 8 Fuse Tester Design & Technology PCB Information Fixed value resistors 470R = Yellow, Purple, Brown This component is soldered directly onto the.

March 27, 2013KM3NeT, CLBv2 Meeting Peter Jansweijer Mesfin Gebyehu Nikhef Amsterdam Electronics- Technology KM3NeT CLBv2 1.

CLB meeting APC Tentative action/work list.

CLBv2 issues Diego Real 5 March A SVN repository created for KM3NeT svn+ssh://isvn.ific.uv.es/repos/KM3NeT.

Week 22: Schematic Week 23-Week 27: Routing Gerber files have been available since 9th July 1st prototype: – PCB manufacturer: supervised by KIT – Cabling:

News about the WA104 Programme C. Montanari – INFN and CERN technical working group meeting, September 16,

Andrei Nomerotski 1 Flex Status & AID A.Nomerotski, 18 June 2010.

BSHS 441 Week 2 DQ 2 Please describe your personal style of conflict resolution. Check this A+ tutorial guideline at

BSHS 452 Week 1 DQ 1 What are the components of a complete grant proposal? Please provide a brief description or summary of each component in your own.

BIS 220 Week 2 Individual Information Systems Proposal Check this A+ tutorial guideline at 220/BIS-220-Week-2-Individual-Information-

Piero Belforte, HDT 1998: Advanced Simulation and Modeling for Electronic System Hardware Design Part3

A Different Soldering Class “Surface Mount Soldering”

Continuity tester a handy tool for testing circuits

Development of T3Maps adapter boards

AMC13 T1 Rev 2 Preliminary Design Review E. Hazen Boston University

The first change to your project files that is needed is to change the device to the correct FPGA. This is done by going to the Assignments tab on the.

Alberto Valero 17 de Diciembre de 2007

Current DCC Design LED Board

AMC13 Status Report AMC13 Update.

Basic Electronic Assembly and Test

Hans Krüger, University of Bonn

Soldering process 1 Add the soldering material on the soldering pad of speaker in order to solder the wire on the speaker.

ECE 4110–5110 Digital System Design

MULTIBOOT AND SPI FLASH MEMORY

Electricity and Electronics

Module Production in Brussels

Post-PCB Submission Progress Briefing

Unit 1: Fitness for Sport and Exercise

FPC panel 8in x 12in 28/09/2017.

Command and Data Handling

Payload 2015 Class 9 By Jeff Dunker 5/19/ Beginner Payload.

Presentation transcript:

2 protos in MASER (One in Valencia, One sent to Nikhef) 6 prototypes produced: 2 protos in MASER (One in Valencia, One sent to Nikhef) 4 protos in PHOENIX Proposal to have: 2 Genova (One to Demokritos??) 1 Bologna 1 Nikhef Already under test FPGA programed properly! Flash programed after change of memory to one Spansion of 256 Mbits (The Micro 1Gb was not supported by Xilinx)

Footprint U11 too narrow. Component soldered by hand and with some glue (Footprint to be corrected for the first preserie). Footprint SW3 too wide. Grounds soldered with a wire (Footprint to be corrected for the first preserie) Footprint U12 too wide. Soldered by hand (Footprint to be corrected for the first preserie) Pad of transistors (SOT23) not seen (Footprint to be widen for the first preserie). The same for the 0402 components (No so clearly observer there) Add label “+” and “-” near the power connector J2 Flash N25Q1024 (1 Gb) is not programmable with the existing Impact version. Change for S25FL256 (256 Mb) was done for the prototypes. Other programmable flash 1 Gb to put in the new footprint?

Use proper tooling to assemble GBX connectors (see http://pi1222 Tooling for power connector, Molex partno 62202-2580: http://www.molex.com/molex/products/datasheet.jsp?part=active/0622022580_APPLICATION_TOOLIN.xml Tooling for backplane connector, Molex PartNo 62202-2510: http://www.molex.com/molex/products/datasheet.jsp?part=active/0622022510_APPLICATION_TOOLIN.xml The Nano beacon connector (J22) should be moved since there is a mechanical conflicts with the Octopus Large board (http://pi1222.physik.uni-erlangen.de/Electronics/21). Note also that “J22” is missing on the silkscreen. !!!Attention!!! The Power connector (J2) has a pin swap as compared to the CLBv1!

Present results of the derating excel file Reliability: Present results of the derating excel file Check with sthephane how to procceed with the reliability analysis If spare time: Visit the Nikhef setup for the WR test on the CLBv2 Social dinner the 29 th Please contact Els de Wolf or Myself

The 25 160 T -2 for preserie-1 have already arrived! Applying for funding for the prototypes at the IFIC -> In two weeks time resolution

CLBv2 PRR 4 and 5 March in Bologna?