Pass Through with NTAG I²C

Slides:



Advertisements
Similar presentations
I/O Organization popo.
Advertisements

INPUT-OUTPUT ORGANIZATION
+ CS 325: CS Hardware and Software Organization and Architecture Internal Memory.
NFC Forum Type 2 Tag Platform Operations with the TRF7970A
COEN 180 DRAM. Dynamic Random Access Memory Dynamic: Periodically refresh information in a bit cell. Else it is lost. Small footprint: transistor + capacitor.
Chapter 9 Memory Basics Henry Hexmoor1. 2 Memory Definitions  Memory ─ A collection of storage cells together with the necessary circuits to transfer.
I2CI2C CS-423 Dick Steflik. Inter-Integrated Circuit Developed and patented by Philips for connecting low speed peripherals to a motherboard, embedded.
Lecture 27: LM3S9B96 Microcontroller – Inter- Integrated Circuit (I 2 C) Interface.
F1020/F1031 COMPUTER HARDWARE MEMORY. Read-only Memory (ROM) Basic instructions for booting the computer and loading the operating system are stored in.
NS Training Hardware. System Controller Module.
INPUT-OUTPUT ORGANIZATION
Input/Output. Input/Output Problems Wide variety of peripherals —Delivering different amounts of data —At different speeds —In different formats All slower.
LSU 10/22/2004Serial I/O1 Programming Unit, Lecture 5.
SDR Test bench Architecture WINLAB – Rutgers University Date : October Authors : Prasanthi Maddala,
AT91RM9200 Boot strategies This training module describes the boot strategies on the AT91RM9200 including the internal Boot ROM and the U-Boot program.
I/O Sub-System CT101 – Computing Systems.
7/23 Inter-chip Serial Communication: SPI and I 2 C Computer Science & Engineering Department Arizona State University Tempe, AZ Dr. Yann-Hang Lee.
NS Training Hardware.
Microprocessor-based systems Curse 7 Memory hierarchies.
Khaled A. Al-Utaibi  Interrupt-Driven I/O  Hardware Interrupts  Responding to Hardware Interrupts  INTR and NMI  Computing the.
2007 Oct 18SYSC2001* - Dept. Systems and Computer Engineering, Carleton University Fall SYSC2001-Ch7.ppt 1 Chapter 7 Input/Output 7.1 External Devices.
Autonomous Helicopter James LydenEE 496Harris Okazaki.
8279 KEYBOARD AND DISPLAY INTERFACING
1 Synchronous Serial IO Send a separate clock line with data –SPI (serial peripheral interface) protocol –I 2 C (or I2C) protocol Encode a clock with data.
80386DX functional Block Diagram PIN Description Register set Flags Physical address space Data types.
©2008 R. Gupta, UCSD COSMOS Summer 2008 Peripheral Interfaces Rajesh K. Gupta Computer Science and Engineering University of California, San Diego.
8279 KEYBOARD AND DISPLAY INTERFACING
NFC Forum Type 2 Tag Platform Operations with the TRF7970A TI NFC/RFID Applications Team.
S4525A Peripherals & Enhanced FLASH 1 © 1999 Microchip Technology Incorporated. All Rights Reserved. S4525A Peripherals & Enhanced FLASH 1 Peripherals.
Input/Output Problems Wide variety of peripherals —Delivering different amounts of data —At different speeds —In different formats All slower than CPU.
IT3002 Computer Architecture
بسم الله الرحمن الرحيم MEMORY AND I/O.
07/11/2005 Register File Design and Memory Design Presentation E CSE : Introduction to Computer Architecture Slides by Gojko Babić.
1 Device Controller I/O units typically consist of A mechanical component: the device itself An electronic component: the device controller or adapter.
 Follow the steps in order to solve the sync issue with the best fitness trackers;best fitness trackers  1. Reboot your Fitness Tracker and the device.
“With 1 MB RAM, we had a memory capacity which will NEVER be fully utilized” - Bill Gates.
8251 USART.
UNIT 24 I2C Test 로봇 SW 교육원 조용수.
High level Data Link Layer Protocol - HDLC
William Stallings Computer Organization and Architecture 7th Edition
Inter-IC Bus (I C) 2.
Chapter 11: Inter-Integrated Circuit (I2C) Interface
RL78 POC and LVD © 2010 Renesas Electronics Corporation. All rights reserved.
Data Transmission Keep errors to an acceptable low probability
Each I/O pin may be configured as either input or output.
(Inter-IC bus) By Tejaswini Gadicherla
“Golden” Local Run: Trigger rate = 28Hz
EEC 688/788 Secure and Dependable Computing
Complex function block of processing and transferring asynchronous data for the IC of reading out the signals of multichannel detectors P. Ivanov, E.
1 Input-Output Organization Computer Organization Computer Architectures Lab Peripheral Devices Input-Output Interface Asynchronous Data Transfer Modes.
Dr. Michael Nasief Lecture 2
NFC Forum Type 2 Tag Platform Operations with the TRF7970A
William Stallings Computer Organization and Architecture 7th Edition
Communication Lines Fundamentals.
CIS 321 Data Communications & Networking
NFC Forum Type 2 Tag Platform Operations with the TRF7970A
AT91RM9200 Boot strategies This training module describes the boot strategies on the AT91RM9200 including the internal Boot ROM and the U-Boot program.
Parallel communication interface 8255
William Stallings Computer Organization and Architecture 7th Edition
I2C Protocol and RTC Interfacing
EEC 688/788 Secure and Dependable Computing
X1 & X2 These are also called Crystal Input Pins.
Created by Vivi Sahfitri
EEC 688/788 Secure and Dependable Computing
RF430CL330H Wake from Field Detection
I/O subsystem Overview Peripheral Devices and IO Modules
Presentation transcript:

Pass Through with NTAG I²C

Pass-through functionality NTAG I²C VCC LA LB FD SDA SCL SRAM NVM Use case: Phone writes data (e.g. configuration) into µC µC-Firmware update Download of logging-Data Service Information Error descriptions NTAG I²C VCC LA LB FD SDA SCL SRAM NVM

Pass-Trough mode features Passthrough automates signalling for the arbitration of RF and I2C side. It provides help to speed up the communication. A read/write of the last SRAM page/block triggers the side switch Synchronization signalling on I²C-side can be done either by: Field detect pin Polling on register NS_REG (bit SRAM_I2C_READY and SRAM_RF_READY) Synchronization signalling on RF side can be done by Timing, when µC-timing is reproducible

Pass Through Mode Command flow The following slides illustrate the communication in pass trough mode shown is the mode with: synchronization RF-side: polling Wait for SRAM_RF_READY = 1  Data ready in SRAM for RF to be fetched Wait for SRAM_I2C_READY = 0  Data was fetched from SRAM by I²C synchronization I²C-side: Field detect pin Slides with title „block schema“ shows the basic communication blocks Slides with title „details“ shows commands in more depth, but not all

Pass-through I2CRF (block schema) RF-Reader µC FD dependend on POR config RF_On Detect tag Set direction I²CRF Enable Pass-through Configure FD Pin write SRAM FD ON (Low) Poll for SRAM_RF_READY = 1 Repeat FD OFF (High) read SRAM Optimally use Fast_Read here to read the whole SRAM with one command FD ON (Low) write SRAM

Pass-through I2CRF (more details shown) RF-Reader µC FD dependend on POR config Do Anti-collision up to state „ACTIVE“ (REQA, Anticol CL1, Sel CL1, Anticol CL2, Sel CL2) UID Set I2CRF (PTHRU_DIR = 0) Enable Pass-through (PTHRU_ON_OFF=1) FD_OFF=3, FD_ON=3 (use FD for sync) write SRAM first block ACK write SRAM last block … FD ON (Low) SECTOR_SELECT to Sector 3 (to read session register) SRAM_RF_READY = 0  I2C not finished yet Read NS_REG if I2C is finished … Repeat FD OFF (High) SECTOR_SELECT Sector SRAM … SRAM_RF_READY = 1  ready to read data read NS_REG if I2C is finished data read SRAM first page read SRAM last page Optimally use Fast_Read here to read the whole SRAM with one command FD ON (Low) write SRAM first block ACK …

Pass-through RFI2C (block schema) RF-Reader µC RF_On FD dependend on POR config Set direction RFI²C Enable Pass-through Configure FD pin Detect tag FD OFF (High) Write SRAM Repeat FD ON (Low) read SRAM Poll for SRAM_I2C_READY = 0 FD OFF (High) Write SRAM

Pass-through RFI2C (more details shown) RF-Reader µC RF_On FD dependend on POR config Set RFI2C (PTHRU_DIR = 1) Enable Pass-through (PTHRU_ON_OFF=1) FD_OFF=3, FD_ON=3 (use FD for sync) UID Do Anti-collision up to state „ACTIVE“ (REQA, Anticol CL1, Sel CL1, Anticol CL2, Sel CL2) Repeat FD OFF (High) ACK write SRAM first page – 4 bytes write SRAM last page – 4 bytes … FD ON (Low) SECTOR_SELECT Sector 3 (to read session register) read SRAM first block 16 bytes + ACK read SRAM last block … SRAM_I2C_READY = 1  I2C not finished yet read NS_REG if I2C is finished … FD OFF (High) SRAM_I2C_READY = 0  I2C finished reading read NS_REG if I2C is finished SECTOR_SELECT Sector SRAM … ACK write SRAM first page – 4 bytes

Pass through implementation hints Pass through and SRAM Mirror activation It needs to be (re-)enabled in the session register after every power down of RF or I2C, it cannot effectively enabled in the configuration to be on automatically on every power up Memory locked to one side in pass through When the pass-through mode is enabled, the arbiter locks the memory access either to RF or I2C – the other side can the access the memory only, when the active side was changed by the arbiter (due to a read/write to the terminator page in SRAM) In case of communication with mobile phones the time where I2C accesses the memory has to be kept as short as possible, because some phones need regular memory access to keep RF active – if the memory access fails, RF is switched off and pass-through is automatically disabled Use FAST_READ: Readout from SRAM with RF can be speed up by using FAST_READ to read the whole SRAM with one command. FAST_READ can not be used to read the registers.

Pass through implementation hints Bit PTHRU_DIR in NC_REG: Double function, is also write enable in non-passthrough-mode. If set to 0, memory is readonly from RF Bidirectional communication: before changing the passthrough direction with PTHRU_DIR, always disable PTHRU_ON_OFF first Fastest combination: Use the FD pin on the I²C side On RF use polling only to detect the start of the transfer and do the following transfers based on timing

Pass-through – Speed Test Heavily dependant on the NFC readers used Mobile phones typically slower than NFC readers