SVT – SuperB Workshop – Annecy March 2010

Slides:



Advertisements
Similar presentations
Striplet option of Super Belle Silicon Vertex Detector Talk at Joint Super B factory workshop, Honolulu 20 April 2005 T.Tsuboyama.
Advertisements

WP2: Detector development Summary G. Pugliese INFN - Politecnico of Bari.
SuperB Detector Summary SuperB Miniworkshop, Oxford 18/19 th May 2011
D. Lissauer, BNL. 1 ATLAS ID Upgrade Scope R&D Plans for ATLAS Tracker First thoughts on Schedule and Cost.
Simulation issue Y. Akiba. Main goals stated in LOI Measurement of charm and beauty using DCA in barrel –c  e + X –D  K , K , etc –b  e + X –B 
WP2: Detector development Summary G. Pugliese INFN - Politecnico of Bari.
Pixel Upgrade Status and Plan G.M. Bilei Firenze Mar. 6 th 2013.
Super-Belle Vertexing Talk at Super B Factory Workshop Jan T. Tsuboyama (KEK) Super B factory Vertex group Please visit
EUDET JRA3 ECAL and FEE C. de La Taille (LAL-Orsay) EUDET status meeting DESY 10 sep 2006.
Thin Silicon R&D for LC applications D. Bortoletto Purdue University Status report Hybrid Pixel Detectors for LC.
UK Activities on pixels. Adrian Bevan 1, Jamie Crooks 2, Andrew Lintern 2, Andy Nichols 2, Marcel Stanitzki 2, Renato Turchetta 2, Fergus Wilson 2. 1 Queen.
Trends and synergies in solid state tracking R&D Executive Summary of the session Frank Hartmann.
Pixel power R&D in Spain F. Arteche Phase II days Phase 2 pixel electronics meeting CERN - May 2015.
Local Supports to IDR Discussion ATLAS Upgrade Week November 2014.
TC Straw man for ATLAS ID for SLHC This layout is a result of the discussions in the GENOA ID upgrade workshop. Aim is to evolve this to include list of.
WG3 – STRIP R&D ITS - COMSATS P. Riedler, G. Contin, A. Rivetti – WG3 conveners.
ILD Vertex Detector Y. Sugimoto 2012/5/24 ILD
RD program on hybrids & Interconnects Background & motivation At sLHC the luminosity will increase by a factor 10 The physics requirement on the tracker.
Geoff HallLECC LHC detector upgrades Introductory comments on electronic issues Organisation of this short session.
Status Report of the SVT external layers Lorenzo Vitale University and INFN Trieste.
F. Bosi, M.Massa SuperB Workshop, Isola d’Elba May 28 – June2, 2011, 11 Layer0 - SVT Mechanics F. Bosi – M.Massa INFN-Pisa on behalf of the SuperB SVT.
H.-G. Moser Max-Planck-Institut für Physik 2nd DEPFET workshop 3-6 May 2009 Open Issues Readout cycle: 10 µs or 20 µs ? Advantages of 20 µs: - smaller.
L. Bosisio - 2nd SuperB Collaboration Meeting - Frascati SuperB SVT Update on sensor and fanout design in Trieste Irina Rashevskaya, Lorenzo.
G. RizzoSVT Meeting – April, SVT Update SVT bi-weekly Meeting - April, Giuliana Rizzo Universita’ & INFN Pisa Group Organization & WBS.
Pixel detector/Readout for SuperB T.Kawasaki Niigata-U.
Durham TB R. Frey1 ECal R&D in N. America -- Test Beam Readiness/Plans Silicon-tungsten SLAC, Oregon, Brookhaven (SOB) Scintillator tiles – tungsten U.
G. RizzoSVT Status – SuperB Workshop, SLAC Oct SVT- Status Update on R&D activities for TDR X SuperB General Meeting Workshop SLAC – Oct. 6-9,
The SuperB Silicon Vertex Tracker Abstract : The SuperB project aims to build an asymmetric e+ - e- collider capable of reaching.
Workshop Structure-Detector Agenda structure similar to last two meetings –Two subsystem parallel sessions today and tomorrow –ETD, DGWG, Simulation Parallel.
Straw man layout for ATLAS ID for SLHC
G. RizzoSVT - SuperB Workshop – Paris 16 Feb SVT Plans for TDR Activities since Elba Meeting Plans for TDR preparation Giuliana Rizzo Universita’
Update on & SVT readout chip requirements
Valerio Re Università di Bergamo and INFN, Pavia, Italy
Final CALICE OsC meeting: Status and summary of project
Valerio Re INFN Pavia and University of Bergamo
10-12 April 2013, INFN-LNF, Frascati, Italy
 Silicon Vertex Detector Upgrade for the Belle II Experiment
SVT Parallel-SuperB Workshop Perugia, June
FBK / INFN Roma, November , 17th 2009 G. Darbo - INFN / Genova
SVT subchapters & editors
Next steps toward the beam test
Technical Design for the Mu3e Detector
BaBar Silicon Tracker Perspective
UK Activities on pixels. (Previous report at Frascati, Dec 2009)
P. Morettini Towards Pixel TDR PM - ITk Italia - Introduction 8/2/2017.
SVT – SuperB Workshop – SLAC 6-9 Oct 2009
Giuliana Rizzo INFN and University, Pisa on behalf of SVT-SuperB group
INFN Pavia and University of Bergamo
IFR Status Summary W. Baldini on behalf of the IFR Group
Hybrid Pixel R&D and Interconnect Technologies
SVT Mechanics Baseline SuperB SVT configuration
SiD Calorimeter R&D Collaboration
Adapting the via last Design
Update on SVT activities
TK Upgrade report.
SVT-Attivita’ e preventivi INFN 2012
The SuperB Silicon Vertex Tracker
SVT Issues for the TDR What decisions must be taken before the TDR can be written? What is the mechanism for reaching those decisions How can missing information.
Valerio Re (INFN-Pavia) on behalf of the RD53 collaboratios
3rd Workshop on SuperB SLAC June , 2006
SVT detector electronics
SVT detector electronics
Vertex Detector Overview Prototypes R&D Plans Summary.
SVT- Status Update on R&D activities for TDR
Basic starting point New tracker layers on the timescale of the first 5 years of running are a sensible first step Contained in the volume from pixel layer.
General Introduction to IFR
ETD parallel session March 18th 2010
SVT detector electronics
SVT – SuperB Workshop – Frascati Sept. 2010
Perugia SuperB Workshop June 16-19, 2009
Presentation transcript:

SVT – SuperB Workshop – Annecy 16-19 March 2010 40 cm 30 cm 20 cm Layer0 old beam pipe new beam pipe SVT Update Layer0 Strategy Striplets baseline option for TDR: Better physics performance (lower material) even with some inefficiency, due to high background conditions. Upgrade to pixel (Hybrid or CMOS MAPS), more robust against background, is foreseen for a second generation of Layer0 Very challenging to keep the material for a pixel system at the level of the striplets (~0.5%X0) R&D continue on various pixel items: CMOS MAPS, high rate readout electronics, low material support with cooling. Need IR and SVT mechanics designed for a rapid replacement of Layer0. Most of the activity on these items since Dec. Workshop G. Rizzo SVT – SuperB Workshop – Annecy 16-19 March 2010

SVT – SuperB Workshop – Annecy 16-19 March 2010 R&D on pixel options Hybrid pixel: Prototype Front-end chip for hybrid pixel produced and under test since last Friday (F.Morsani-G.Casarosa): Data push fast readout architecture Target hit rate 100MHz/cm2 32x128 pixels, 50x50 um pitch. Delay in the delivery of the pixel sensor matrix: Still in production ready by Mid April It might be difficult to realize bump bonding with the FE chip and get ready for the testbeam foreseen in Sept. 2010. <-- Need to contact IZM Berlin asap CMOS MAPS: Campaign of irradiation with neutron started on APSEL test structures Preparing next (~October) submission of 3D MAPS (realized with 2 CMOS layers interconnected, Chartered/Tezzaron 130 nm process). Analog channel optimization. (V. Re’s Talk today) New readout architecture under development with higher efficiency and better timestamp granularity (~100 ns) (F. Giorgi’s Talk today) Still data push but could evolve easily to a triggered architecture G. Rizzo SVT – SuperB Workshop – Annecy 16-19 March 2010

Miscellanea SVT activities SVT Background Update – R.Cenci Wed. C = 0.15% C0 Important material reduction (1/2) for pixel module support with active cooling “Net module” Prototypes realized and tested Results within specs up to 1.5 W/cm2 F.Bosi’s talk Wed. Better definition of the SVT electronics (off detector) M.Citterio’s talk Wed., F. Giorgi’s talk at the ETD session FSSR2 (candidate chip for striplets and SVT) M.Bomben’s talk Wed. Better noise characterization and new teststand in preparation in TS Investigate efficiency vs occupancy with verilog simulation Need an update soon! G. Rizzo SVT – SuperB Workshop – Annecy 16-19 March 2010

UK Proposal for MAPS-based SVT Queen Mary, RAL Very interesting and well advanced MAPS technology from UK INMAPS (180 nm) with deep p-well to improve CMOS sensor efficiency Evolution of TPAC MAPS chip (50 mm pitch, realized for CALICE-ILC) being considered as a possible candidate for a MAPS all-pixel SVT. G. Rizzo SVT – SuperB Workshop – Annecy 16-19 March 2010

UK Proposal for MAPS-based SVT Queen Mary, RAL PROS Significantly cheaper than strip detector (large area, standard CMOS process) Simpler module assembly Very robust against background CONS Material of current proposal too large (1.14% X0 per layer instead of 0.5% X0) New technology Radiation hardness unproven Need to evaluate physics potential of MAPS all-pixel SVT with FastSim studies: include a realistic material budget for the support structure for all the layers with different geometries. Had a very fruitful meeting in Pisa with UK proponents in March to discuss the proposal and share ideas on how to reduce the material budget for support with cooling in layers 1-5. A.Bevan’s talk Wed. G. Rizzo SVT – SuperB Workshop – Annecy 16-19 March 2010

TDR preparation (spring 2010!) Questions to be answer during this Workshop: What are the main technical questions that still need to be resolved for each system? What is the essential R&D that is required to write the TDR? When will it be completed? What level of engineering,simulation, & design work is needed ? What is the relationship between needs and the available resources? Full technical details needed for baseline: Layer0 with striplets Layer1-5 strip detector Describe the upgrade path for Layer0: Status of the R&D on hybrid pixel and CMOS MAPS. Depending on the evolution of the UK proposal in the next months include the MAPS all-pixel SVT. G. Rizzo SVT – SuperB Workshop – Annecy 16-19 March 2010

SVT – SuperB Workshop – Annecy 16-19 March 2010 TDR – SVT Baseline Layer0 with striplets (technology mature but need some work): Background rate (including multiplicity) vs radius for 200 um thick sensor needed! (covered ?) Is FSSR2 really adequate? (some manpower available but not enough!) Readout efficiency vs occupancy study need to be complete Simulation and possibly real measurement on chip. Understand if small modifications are possible to improve readout performance and/or evaluate other existing chips. Module assembly with multilayer fanout (still uncovered !) HDI/transition card electronics (partly covered by M.Citterio assuming similar to pixel option…not enough!) Layer1-5 strip detector: Readout chip evaluation: FSSR2 modification needed for external layers (proposal to increase shaping time to 1 us. Evaluate impact!) Module components: Si sensor/fanout/HDI some manpower available in TS not enough! SVT Mechanics: Only 1 eng. available F.Bosi !!! Very difficult to get new people involved with the present situation of the project! G. Rizzo SVT – SuperB Workshop – Annecy 16-19 March 2010

TDR – SVT Upgrade Options Pixel/new technology: more appealing manpower less critical. Synergy with R&D projects (not SuperB specific). Describe the upgrade path for Layer0: Status of the R&D on hybrid pixel and CMOS MAPS. Plan for Hybrid Pixel quite clear Schedule for testbeam is a pending issue: decision in the next few weeks. Even without the testbeam lab characterization is possible and give info for TDR. CMOS MAPS: Proceed with the R&D (VIPIX Italian Collaboration): Vertically integrated MAPS with 2 CMOS layers: First chips should be ready by this summer (long delay in the production) Next submission in October 2010 (results available for TDR?) Layer0 mechanics well advanced. G. Rizzo SVT – SuperB Workshop – Annecy 16-19 March 2010