Federico Lasagni Manghi - University of Bologna

Slides:



Advertisements
Similar presentations
Sander Klous on behalf of the ATLAS Collaboration Real-Time May /5/20101.
Advertisements

HOLA and FTK_IM tests in SR1. Duo-HOLA in Pixel & SCT RODs New HOLA works as a drop-in replacement for the original HOLA in both Pixel and SCT RODs It.
Programming Types of Testing.
Track quality - impact on hardware of different strategies Paola FTK meeting Performances on WH and Bs   2.Now we use all the layers.
Brick Finding Ankara CM 2/4/2009 Dario Autiero. A large effort was put in the last months by a team of people in order to recover the events pending due.
GLAST LAT Project Analysis Meeting March 22, 2004 E. do Couto e Silva 1/8 LAT Instrument Test Analysis Eduardo do Couto e Silva March 23, 2004.
Octal ASD Certification Tests at Michigan J. Chapman, Tiesheng Dai, & Tuan Bui August 30, CERN.
SCT Analyses on Cosmics. Efficiency 2 methods –Online- quick/biased -> located in SCT_Monitoring –Offline- slow/unbiased In agreement with each other.
Simulation Tasks  Understanding Tracking  Understanding Hardware 1.Two types of tasks: a.Implementing known functions in ATLAS framework b.Understanding.
Software System Integration
New Features of APV-SRS-LabVIEW Data Acquisition Program Eraldo Oliveri on behalf of Riccardo de Asmundis INFN Napoli [Certified LabVIEW Developer] NYC,
FTK poster F. Crescioli Alberto Annovi
Sub- Nyquist Sampling System Hardware Implementation System Architecture Group – Shai & Yaron Data Transfer, System Integration and Debug Environment Part.
Chapter 8: Problem Solving
Testing. Definition From the dictionary- the means by which the presence, quality, or genuineness of anything is determined; a means of trial. For software.
Systems Development Lifecycle Testing and Documentation.
IceCube DAQ Mtg. 10,28-30 IceCube DAQ: “DOM MB to Event Builder”
Problem Definition Chapter 7. Chapter Objectives Learn: –The 8 steps of experienced problem solvers –How to collect and analyze information and data.
© 2012 xtUML.org Bill Chown – Mentor Graphics Model Driven Engineering.
Program Development Cycle Modern software developers base many of their techniques on traditional approaches to mathematical problem solving. One such.
17-Aug-00 L.RistoriCDF Trigger Workshop1 SVT: current hardware status CRNowFinal Hit Finders64242 Mergers31616 Sequencers2312 AMboards4624 Hit Buffers21212.
The CDF Online Silicon Vertex Tracker I. Fiori INFN & University of Padova 7th International Conference on Advanced Technologies and Particle Physics Villa.
AMB HW LOW LEVEL SIMULATION VS HW OUTPUT G. Volpi, INFN Pisa.
Replicating Memory Behavior for Performance Skeletons Aditya Toomula PC-Doctor Inc. Reno, NV Jaspal Subhlok University of Houston Houston, TX By.
G. Volpi - INFN Frascati ANIMMA Search for rare SM or predicted BSM processes push the colliders intensity to new frontiers Rare processes are overwhelmed.
EAS Time Structures with ARGO-YBJ experiment 1 - INFN-CNAF, Bologna, Italy 2 - Università del Salento and INFN Lecce, Italy A.K Calabrese Melcarne 1, G.Marsella.
Online monitor for L2 CAL upgrade Giorgio Cortiana Outline: Hardware Monitoring New Clusters Monitoring
The Detector Performance Study for the Barrel Section of the ATLAS Semiconductor Tracker (SCT) with Cosmic Rays Yoshikazu Nagai, Kazuhiko Hara (Univ. of.
AIDA FEE64 production report January 2011 Manufacturing Power Supply FEE64 revision A “3 hour test” 19th January
The Detector Performance Study for the Barrel Section of the ATLAS Semiconductor Tracker (SCT) with Cosmic Rays Yoshikazu Nagai (Univ. of Tsukuba) For.
RpcPrepRawData 1 The conversion from the online RPC data structure (trigger-driven) to offline RpcPrepRawData is not trivial: generally, one online hit.
Status report - Tracking code - T.Gogami 9/30/2010.
1 Status of Validation Board, Selection Board and L0DU Patrick Robbe, LAL Orsay, 19 Dec 2006.
Evelyn Thomson Ohio State University Page 1 XFT Status CDF Trigger Workshop, 17 August 2000 l XFT Hardware status l XFT Integration tests at B0, including:
System Demonstrator: status & planning The system demonstrator starts as “vertical slice”: The vertical slice will grow to include all FTK functions, but.
FTK high level simulation & the physics case The FTK simulation problem G. Volpi Laboratori Nazionali Frascati, CERN Associate FP07 MC Fellow.
Status of FTK & requests 2013 Paola Giannetti, INFN Pisa, for the FTK Group ATLAS Italia, Sep 5, 2012 Status of FTK work IMOU NEWS & Future steps TDR with.
Calliope-Louisa Sotiropoulou FTK: E RROR D ETECTION AND M ONITORING Aristotle University of Thessaloniki FTK WORKSHOP, ALEXANDROUPOLI: 10/03/2014.
Paola TDAQ FTK STATUS (valid for both Option A & B) Paola Giannetti for the FTK collaboration  Work done for each milestone since the TDAQ.
The Monitoring Problem Firmware for the Lost Synchronization Detection Project Type: MC-IAPP Industry Academia Partnerships and Pathways Project Name:
Summary of IAPP scientific activities into 4 years P. Giannetti INFN of Pisa.
Prin 2009 Bologna RU - Status Mauro Villa. Prin 2009 BO Goals Digital readout architectures for pixel chips – Space resolution 50 um, time resolution.
Status of FTK Paola Giannetti INFN Pisa for the FTK Group ATLAS Italia November 17, 2009.
GUIDO VOLPI – UNIVERSITY DI PISA FTK-IAPP Mid-Term Review 07/10/ Brussels.
UPDATE ON HARDWARE 1 1.VERTICAL SLICE & COOLING TESTS 1.ONLY a TEST STAND or a SMALL DEMONSTRATOR ?? 2.CRATE.
Firmware development for the AM Board
Gu Minhao, DAQ group Experimental Center of IHEP February 2011
IAPP - FTK workshop – Pisa march, 2013
FTK: update on progress, problems, need
Project definition and organization milestones & work-plan
Digital readout architecture for Velopix
* Initialization (power-up, run)
2018/6/15 The Fast Tracker Real Time Processor and Its Impact on the Muon Isolation, Tau & b-Jet Online Selections at ATLAS Francesco Crescioli1 1University.
SCT readout limitation estimate with data
Pending technical issues and plans to address and solve
DAQ for ATLAS SCT macro-assembly
SDD Quality Assurance (& DQM)
mmDAQ (Muon Atlas MicroMegas Activity – ATLAS R&D)
FrontEnd LInk eXchange
Early Stage Researcher: Panos Neroutsos
RTL Simulator for VChip Emulator
FTK variable resolution pattern banks
Barrel RPC Conditions Database
A Fast Hardware Tracker for the ATLAS Trigger System
Graphing.
L1 simulation review Aug 2005 Jamie Boyd
Designing an Experiment
Designing an Experiment
Using a Scientific Approach
The Performance and Scalability of the back-end DAQ sub-system
Presentation transcript:

Simulation and Debug The Vertical Slice experience Federico Lasagni Manghi

Federico Lasagni Manghi - University of Bologna Why a simulation? To provide feedback: During the development of boards During the development of firmware Assembling the boards To determine the characteristics of the system: Efficiency Purity Federico Lasagni Manghi - University of Bologna

Structure (now) for the VS C++ program, ROOT analysis tools. Evolved together with the Vertical Slice: Data reading class FTK_IM mezzanine simulation: clustering EDRO simulation AM simulation Compare results at all steps EDRO AM Federico Lasagni Manghi - University of Bologna

Validation of VS online simulation Debugged “VS online simulation” versus FTKSim Difference traced to different format Imported “bystream decoder” for SCT into FTK online simulation Differences found and corrected in VS online simulation Inversion of strip number for SCT side = 1 Renumbering of link number Federico Lasagni Manghi - University of Bologna

Federico Lasagni Manghi - University of Bologna What we obtain The HW and the simulation are compared for: Hits after mezzanine data clusterization Roads from the AMBoard We can read Simulated values (event per event) of: Hits after EDRO data conversion Roads from AM Simulation These are useful if we have saved the spy-buffers with the corresponding info in the hardware Federico Lasagni Manghi - University of Bologna

Federico Lasagni Manghi - University of Bologna When has it been used? To test the EDRO-AMB system Firmware Communication To test the communication with the FTK_IM To test the FTK_IM firmware To test the whole VS system To better understand the necessary setup Federico Lasagni Manghi - University of Bologna

Tests Offline Tests of components Offline tests of full VS Online Tests without data Tests with real data: Period January – February 2013 P-Pb collisions at 8 TeV and p-p collisions at 2.76 TeV focusing on run 219171 p-p collisions at 2.76 TeV Level 1 Rate ≈ 30 kHz

Federico Lasagni Manghi - University of Bologna The EDRO-AMB System We have tested the system from the arrival of the hits in the EDRO board to the road firing. DEFINITIONS Efficiency = Correct fired roads / expected roads Purity = Correct fired roads / total fired roads Expected and correct means “predicted by simulation” Federico Lasagni Manghi - University of Bologna

Analyzing data from this part Sim vs real VS 0 Errors / 276 roads Efficiency > 88%, at 95% CL Federico Lasagni Manghi - University of Bologna

Issues Discovered in FTK_IM Wrong interpretation of the hit values in different layers Mezzanine Firmware production of wrong Module ID Hit duplicated in mezzanine We should have solved these issues, however we had no time to do it before shutdown Federico Lasagni Manghi - University of Bologna

What we observed: many roads are lost by the VS Patterns fired in simulation Patterns fired by VS Federico Lasagni Manghi - University of Bologna

Both should go to 1 when correcting for known errors Efficiency and Purity Both should go to 1 when correcting for known errors

Dataflow problems also… Rare data-flow problems for roads Wrong end-words Missing end-words Very rare missing FTK fragments Data-flow stops (unclear origin) At warm start After long periods of data-taking Federico Lasagni Manghi - University of Bologna

Data-flow error rate (much lower) Errors/event in the sample Federico Lasagni Manghi - University of Bologna

Federico Lasagni Manghi - University of Bologna Conclusions Validated VS Simulation using FTKSim Used it to test the VS and its components from development to integration in ATLAS Found several issues and the sources of some Provided efficiency and purity of the components and the whole VS system TODO: fix data-manipulation issues, investigate data-flow issues Federico Lasagni Manghi - University of Bologna