Types of format of data transfer

Slides:



Advertisements
Similar presentations
Computer Architecture
Advertisements

I/O Organization popo.
Accessing I/O Devices Processor Memory BUS I/O Device 1 I/O Device 2.
INPUT-OUTPUT ORGANIZATION
Chapter 10 Input/Output Organization. Connections between a CPU and an I/O device Types of bus (Figure 10.1) –Address bus –Data bus –Control bus.
8255 – PROGRAMMABLE PARALLEL
I/O Unit.
Processor System Architecture
Serial I/O - Programmable Communication Interface
Dr A Sahu Dept of Computer Science & Engineering IIT Guwahati.
9/20/6Lecture 3 - Instruction Set - Al Hardware interface (part 2)
Unit-5 CO-MPI autonomous
INPUT-OUTPUT ORGANIZATION
INPUT/OUTPUT ARCHITECTURE By Truc Truong. Input Devices Keyboard Keyboard Mouse Mouse Scanner Scanner CD-Rom CD-Rom Game Controller Game Controller.
Computer Architecture Lecture 08 Fasih ur Rehman.
CHAPTER 5 I/O PRINCIPLE Understand the principles of System Bus
Dr. Rabie A. Ramadan Al-Azhar University Lecture 6
MICROPROCESSOR INPUT/OUTPUT
Input/Output. I/O Initiation & Control  Transfer of data between circuitry external to the microprocessor and the microprocessor itself.  Transfer of.
Computer Architecture Lecture 8 by Engineer A. Lecturer Aymen Hasan AlAwady 30/12/2013 University of Kufa - Informatics Center for Research and Rehabilitation.
1 Input-Output Organization Computer Organization Computer Architectures Lab Peripheral Devices Input-Output Interface Asynchronous Data Transfer Modes.
By, Prof. Tambe S. S. S.N.D. College of Engineering and Research Center Department of Electrical Engineering.
(More) Interfacing concepts. Introduction Overview of I/O operations Programmed I/O – Standard I/O – Memory Mapped I/O Device synchronization Readings:
Input/Output 2 What is I/O? How we get the CPU to communicate with devices From the computer’s point of view, it’s just 1’s and 0’s Gets interpreted.
I/O Interfacing A lot of handshaking is required between the CPU and most I/O devices. All I/O devices operate asynchronously with respect to the CPU.
 8251A is a USART (Universal Synchronous Asynchronous Receiver Transmitter) for serial data communication.  Programmable peripheral designed for synchronous.
Accessing I/O Devices Processor Memory BUS I/O Device 1 I/O Device 2.
12/16/  List the elements of 8255A Programmable Peripheral Interface (PPI)  Explain its various operating modes  Develop a simple program to.
بسم الله الرحمن الرحيم MEMORY AND I/O.
1 Device Controller I/O units typically consist of A mechanical component: the device itself An electronic component: the device controller or adapter.
8251 USART.
Computer System Structures
DIRECT MEMORY ACCESS and Computer Buses
ASYNCHRONOUS DATA TRANSFER
Chapter 6 Input/Output Organization
Serial mode of data transfer
8255: Programmable Peripheral Interface (PPI)
TIMING DIAGRAM OF 8085 By Sadhish Prabhu.
Interfacing I/O Devices
The process starts from the I/O device
Presented By: Navneet Kaur Randhawa Lect. I.T. Deptt. GPC,Amritsar
Operating Systems (CS 340 D)
Diagram of microprocessor interface with IO devices
I/O Memory Interface Topics:
INPUT-OUTPUT ORGANIZATION
Serial I/O and Data Communication.
1 Input-Output Organization Computer Organization Computer Architectures Lab Peripheral Devices Input-Output Interface Asynchronous Data Transfer Modes.
8085 microprocessor.
E3165 DIGITAL ELECTRONIC SYSTEM
INPUT-OUTPUT ORGANIZATION
Computer Architecture
Computer Organization and Design
Input/Output Organization
Instruction cycle Instruction: A command given to the microprocessor to perform an operation Program : A set of instructions given in a sequential.
8255.
Serial Communication Interface: Using 8251
Parallel communication interface 8255
INPUT-OUTPUT ORGANIZATION
Architecture & Support Components
INPUT-OUTPUT ORGANIZATION
X1 & X2 These are also called Crystal Input Pins.
Md. Mojahidul Islam Lecturer Dept. of Computer Science & Engineering
Programmable Peripheral Interface
Md. Mojahidul Islam Lecturer Dept. of Computer Science & Engineering
8085 Microprocessor Architecture
INPUT-OUTPUT ORGANIZATION
The Programmable Peripheral Interface (8255A)
A CCESSING I/O DEVICES. I/O devices accessed through I/O interface. Requirements for I/O interface: –CPU communication –Device communication –Data buffering.
Advanced Computer Architecture Lecture 3
Presentation transcript:

Types of format of data transfer The format of data transfer are synchronous and asynchronous .  

Synchronous format of data transfer The transmitter and receiver are synchronized with the same clock – used in high speed data transmission.

Asynchronous format of data transfer Data transmission at irregular intervals of time - used for low speed data transmission.

Types of mode of data transfer The types of mode of data transfer are parallel mode, Serial mode .

Parallel mode of data transfer In parallel mode the entire word (8/16 bits) is transferred simultaneously over equal number parallel data lines.

Serial mode of data transfer In serial mode data are transferred (one bit at a time) bit by bit over a single line between peripheral and MPU.

Types of IO The types of IO are peripheral mapped IO , Memory mapped IO .

Peripheral mapped IO In peripheral mapped IO the peripheral is mapped into much smaller IO address space of MPU and identified with an 8 bit address (port number). Instruction used are IN port_address8, OUT port_address8.

Memory mapped I/O In Memory mapped IO the peripheral is mapped into the memory address space of MPU and identified with 16 bit address. Memory related instructions used are: STA mem_address16, LDA mem_address16, MOV R, M STAX reg_pair  

Types of microprocessor controlled data transfer The microprocessor controlled data transfer consists of unconditional data transfer , data transfer with polling (status check), data transfer with interrupt, data transfer with handshake signal.

Unconditional data transfer The MPU assumes that the peripheral is always available. MPU enables ports, transfers data and goes on execution of next instruction.

Data transfer with polling (status check) The MPU is kept in a loop to check whether data is available.

Diagram of Polled input / output

Data transfer with interrupt When a peripheral is ready to transfer data, it sends an interrupt signal to the MPU. The MPU stops execution of the program, accept data from the peripheral and then returns to the program.

Diagram of interrupt driven input / output

Data transfer with handshake signal Signals are exchanged between the fast responding MPU and slow responding peripherals prior to actual data transfer. These signals are called handshake signal.

Purpose of handshake signal The function of the handshake signal is to ensure the readiness of peripherals and to synchronize the timing of data transfer.