CPSC 121: Models of Computation

Slides:



Advertisements
Similar presentations
The CPU Revision Typical machine code instructions Using op-codes and operands Symbolic addressing. Conditional and unconditional branches.
Advertisements

Pipeline Enhancements for the Y86 Architecture
Randal E. Bryant Carnegie Mellon University CS:APP2e CS:APP Chapter 4 Computer Architecture SequentialImplementation CS:APP Chapter 4 Computer Architecture.
PipelinedImplementation Part I CSC 333. – 2 – Overview General Principles of Pipelining Goal Difficulties Creating a Pipelined Y86 Processor Rearranging.
1 ICS 51 Introductory Computer Organization Fall 2006 updated: Oct. 2, 2006.
Instruction Set Architecture CSC 333. – 2 – Instruction Set Architecture Assembly Language View Processor state Registers, memory, … Instructions addl,
Computer ArchitectureFall 2008 © Sep 3 rd, 2008 Majd F. Sakr CS-447– Computer Architecture.
Randal E. Bryant CS:APP Chapter 4 Computer Architecture SequentialImplementation CS:APP Chapter 4 Computer Architecture SequentialImplementation Slides.
Computer Organization Chapter 4
Datapath Design II Topics Control flow instructions Hardware for sequential machine (SEQ) Systems I.
David O’Hallaron Carnegie Mellon University Processor Architecture PIPE: Pipelined Implementation Part I Processor Architecture PIPE: Pipelined Implementation.
Y86 Processor State Program Registers
CS:APP2e CS:APP Chapter 4 Computer Architecture Instruction Set Architecture.
Processor Architecture: The Y86 Instruction Set Architecture
Randal E. Bryant adapted by Jason Fritts CS:APP2e CS:APP Chapter 4 Computer Architecture Instruction Set Architecture CS:APP Chapter 4 Computer Architecture.
1 Seoul National University Pipelined Implementation : Part I.
Module : Algorithmic state machines. Machine language Machine language is built up from discrete statements or instructions. On the processing architecture,
Important Concepts  Parts of the CPU  Arithmetic/Logic Unit  Control Unit  Registers  Program Counter  Instruction Register  Fetch/Decode/Execute.
Computer Architecture and Organization
Randal E. Bryant Carnegie Mellon University CS:APP CS:APP Chapter 4 Computer Architecture SequentialImplementation CS:APP Chapter 4 Computer Architecture.
Randal E. Bryant adapted by Jason Fritts CS:APP2e CS:APP Chapter 4 Computer Architecture SequentialImplementation CS:APP Chapter 4 Computer Architecture.
Datapath Design I Topics Sequential instruction execution cycle Instruction mapping to hardware Instruction decoding Systems I.
1 ICS 51 Introductory Computer Organization Fall 2009.
Based on slides by Patrice Belleville CPSC 121: Models of Computation Unit 10: A Working Computer.
1 Sequential CPU Implementation. 2 Outline Logic design Organizing Processing into Stages SEQ timing Suggested Reading 4.2,4.3.1 ~
1 Processor Architecture. Coverage Our Approach –Work through designs for particular instruction set Y86---a simplified version of the Intel IA32 (a.k.a.
1 SEQ CPU Implementation. 2 Outline SEQ Implementation Suggested Reading 4.3.1,
1 Assembly Language: Function Calls Jennifer Rexford.
Sequential Hardware “God created the integers, all else is the work of man” Leopold Kronecker (He believed in the reduction of all mathematics to arguments.
Sequential CPU Implementation Implementation. – 2 – Processor Suggested Reading - Chap 4.3.
1 Seoul National University Sequential Implementation.
CPSC 121: Models of Computation
Chapter Overview General Concepts IA-32 Processor Architecture
Real-World Pipelines Idea Divide process into independent stages
IA32 Processors Evolutionary Design
Lecture 13 Y86-64: SEQ – sequential implementation
Chapter 4 The Von Neumann Model
Homework Reading Labs PAL, pp
Lecture 14 Y86-64: PIPE – pipelined implementation
Module 10: A Working Computer
Aaron Miller David Cohen Spring 2011
Sequential Implementation
Chapter 4 The Von Neumann Model
Ch. 2 Two’s Complement Boolean vs. Logical Floating Point
Samira Khan University of Virginia Feb 14, 2017
Computer Architecture adapted by Jason Fritts then by David Ferry
asum.ys A Y86 Programming Example
Y86 Processor State Program Registers
Processor Architecture: The Y86-64 Instruction Set Architecture
Seoul National University
Instruction Decoding Optional icode ifun valC Instruction Format
Systems I Pipelining III
Systems I Pipelining II
Introduction to Intel IA-32 and IA-64 Instruction Set Architectures
Fundamentals of Computer Organisation & Architecture
Processor Architecture: The Y86-64 Instruction Set Architecture
Machine-Level Representation of Programs III
Homework Reading Machine Projects Labs PAL, pp
Pipelined Implementation : Part I
Recap: Performance Comparison
Computer Architecture
Chapter 4 The Von Neumann Model
Systems I Pipelining II
Chapter 4 Processor Architecture
Systems I Pipelining II
Disassembly תרגול 7 ניתוח קוד.
Sequential CPU Implementation
CS-447– Computer Architecture M,W 10-11:20am Lecture 5 Instruction Set Architecture Sep 12th, 2007 Majd F. Sakr
Sequential Design תרגול 10.
Chapter 4 The Von Neumann Model
Presentation transcript:

CPSC 121: Models of Computation Module 10: A Working Computer Stolen Shamelessly from Patrice Belleville (Well, stolen with permission.)

Module 10: A Working Computer ? ? ? CPSC 121: the BIG questions: How can we build a computer that is able to execute a user-defined program? We are finally able to answer this question. Our answer builds up on many of the topics you learned about in the labs since the beginning of the term. ? ? ? ? ? ? ? ? ? ? ? ? ? ? CPSC 121 – 2013W T1

Module 10: A Working Computer By the end of this module, you should be able to: Specify the overall architecture of a (Von Neumann) stored program computer – an architecture where both program and data are bits (i.e., state) loaded and stored in a common memory. Trace execution of an instruction through a working computer in a logic simulator (currently logisim): the basic fetch-decode-execute instruction cycle and the data flow to/from the arithmetic logic unit (ALU), the main memory and the Program Counter (PC). Feel confident that, given sufficient time, you could understand how the circuit executes machine-language instructions. CPSC 121 – 2013W T1

Module 10: A Working Computer Module Summary: A little bit of history Implementing a working computer in Logisim Appendices CPSC 121 – 2013W T1

Module 10: A Working Computer Historical notes: Early 19th century: Joseph Marie Charles dit Jacquard used punched paper cards to program looms. Difference Engine 2 (London 2002) 8000 parts 11 feet long 5 tons http://www.computerhistory.org/babbage/ CPSC 121 – 2013W T1

Module 10: A Working Computer Historical notes (early 19th century continued): Charles Babbage designed (1837) but could not build the first programmable (mechanical) computer, based on Jacquard's idea. http://www.computerhistory.org/babbage/ Difference Engine 2 (London 2002) 8000 parts 11 feet long 5 tons http://www.computerhistory.org/babbage/ CPSC 121 – 2013W T1

Module 10: A Working Computer Historical notes (continued): 1941: Konrad Zuse builds the first electromechanical computer. It had binary arithmetic, including floating point. It was programmable. 1946: the ENIAC was the first programmable electronic computer. It used decimal arithmetic. Reprogramming meant rewiring. All its programmers were women. Difference Engine 2 (London 2002) 8000 parts 11 feet long 5 tons http://www.computerhistory.org/babbage/ CPSC 121 – 2013W T1

Module 10: A Working Computer Historical notes (mid 20th century, continued) The first stored-program electronic computers were developed from 1945 to 1950. Programs and data were stored on punched cards. Difference Engine 2 (London 2002) 8000 parts 11 feet long 5 tons http://www.computerhistory.org/babbage/ CPSC 121 – 2013W T1

Module 10: A Working Computer A quick roadmap through our courses: CPSC 121: learn about gates, and how we can use them to design a circuit that executes very simple instructions. CPSC 213: learn how the constructs available in languages such as Racket, C, C++ or Java are implemented using these simple instructions. CPSC 313: learn how we can design computers that execute programs efficiently and meet the needs of modern operating systems. CPSC 121 – 2013W T1

Module 10: A Working Computer Module Summary: A little bit of history Implementing a working computer in Logisim Appendices CPSC 121 – 2013W T1

Module 10: A Working Computer Von-Neumann architecture Memory (contains both programs and data). Control Unit Arithmetic & Logic Unit CPU Input/Output CPSC 121 – 2013W T1

Module 10: A Working Computer Memory Contains both instructions and data. Divided into a number of memory locations Think of positions in a list: (list-ref mylist pos) Or in an array: myarray[pos] or arrayList arrayl.get(pos). 01010111 ... 1 2 3 4 5 6 7 8 9 10 11 CPSC 121 – 2013W T1

Module 10: A Working Computer Memory Each memory location contains a fixed number of bits. Most commonly this number is 8. Values that use more than 8 bits are stored in multiple consecutive memory locations. Characters use 8 bits (ASCII) or 16/32 (Unicode). Integers use 32 or 64 bits. Floating point numbers use 32, 64 or 80 bits. CPSC 121 – 2013W T1

Module 10: A Working Computer Arithmetic and Logic Unit Performs arithmetic and logical operations (+, -, *, /, and, or, etc). Control Unit Decides which instructions to execute. Executes these instructions sequentially. Not quite true, but this is how it appears to the user. CPSC 121 – 2013W T1

Module 10: A Working Computer Our working computer: Implements the design presented in the textbook by Bryant and O'Hallaron (used for CPSC 213/313). A small subset of the IA32 (Intel 32-bit) architecture. It has 12 types of instructions. One program counter register (PC) contains the address of the next instruction. 8 general-purpose 32-bits registers each of them contains one 32 bit value. used for values that we are currently working with. stores a single multi-bit value. CPSC 121 – 2013W T1

Module 10: A Working Computer Example instruction 1: subl %eax, %ebx The subl instruction subtracts its arguments. The names %eax and %ebx refer to two registers. This instruction takes the value contained in %eax, subtracts it from the value contained in %ebx, and stores the result back in %ebx. Example instruction 2: irmovl $0x1A, %ecx This instruction stores a constant in a register. In this case, the value 1A (hexadecimal) is stored in %ecx. CPSC 121 – 2013W T1

Module 10: A Working Computer Example instruction 3: rmmovl %ecx, $8(%ebx) The rmmovl instruction stores a value into memory (Register to Memory Move). In this case it takes the value in register %ecx. And stores it in the memory location whose address is: The constant 8 PLUS the current value of register %ebx. CPSC 121 – 2013W T1

Module 10: A Working Computer Example instruction 4: jge $1000 This is a conditional jump instruction. It checks to see if the result of the last arithmetic or logic operation was zero or positive (Greater than or Equal to 0). If so, the next instruction is the instruction stored in memory address 1000 (hexadecimal). If not, the next instruction is the instruction that follows the jge instruction. CPSC 121 – 2013W T1

Module 10: A Working Computer Sample program: irmovl $3,%eax irmovl $35, %ebx irmovl $facade, %ecx subl %eax, %ebx rmmovl %ecx, $8(%ebx) halt CPSC 121 – 2013W T1

Module 10: A Working Computer How does the computer know which instruction does what? Each instruction is a sequence of 8 to 48 bits. Some of the bits tell it which instruction it is. Other bits tell it what operands to use. These bits are used as select inputs for several multiplexers. CPSC 121 – 2013W T1

Module 10: A Working Computer Example 1: subl %eax, %ebx Represented by 6103 (hexadecimal) %ebx %eax subtraction arithmetic or logic operation (the use of “6” to represent them instead of 0 or F or any other value is completely arbitrary). CPSC 121 – 2013W T1

Module 10: A Working Computer Example 2: rmmovl %ecx, $8(%ebx) Represented by 401300000008 (hexadecimal) $8 %ebx %ecx ignored register to memory move CPSC 121 – 2013W T1

Module 10: A Working Computer Example: CPSC 121 – 2013W T1

Module 10: A Working Computer How is an instruction executed? This CPU divides the execution into 6 stages: Fetch: read instruction and decide on new PC value CPSC 121 – 2013W T1

Module 10: A Working Computer Six stages of execution (continued) Decode: read values from registers Execute: use the ALU to perform computations Some of them are obvious from the instruction (e.g. subl) Other instructions use the ALU as well (e.g. rmmovl) Memory: read data from or write data to memory Write-back: store value(s) into register(s). PC update: store the new PC value. Not all stages do something for every instruction. CPSC 121 – 2013W T1

Module 10: A Working Computer Example 1: subl %eax, %ebx Fetch: current instruction ← 6103 next PC value ← current PC value + 2 Decode: valA ← value of %eax valB ← value of %ebx Execute: valE ← valB - valA Memory: nothing needs to be done. Write-back: %ebx ← valE PC update: PC ← next PC value CPSC 121 – 2013W T1

Module 10: A Working Computer Example 2: rmmovl %ecx, $8(%ebx) Fetch: current instruction ← 401300000008 next PC value ← current PC value + 6 Decode: valA ← value of %ecx valB ← value of %ebx Execute: valE ← valB + 00000008 Memory: M[valE] ← valB Write-back: nothing needs to be done PC update: PC ← next PC value CPSC 121 – 2013W T1

Module 10: A Working Computer Module Summary: A little bit of history Implementing a working computer in Logisim Appendices CPSC 121 – 2013W T1

Module 10: A Working Computer Registers (32 bits each): Instructions that only need one register use 8 or F for the second register. %esp is used as stack pointer. Memory contains 232 bytes; all memory accesses load/store 32 bit words. 1 2 3 %eax %esp %ecx %ebp %edx %esi %ebx %edi 4 5 6 7 CPSC 121 – 2013W T1

Module 10: A Working Computer Instruction types: register/memory transfers: rmmovl rA, D(rB) M[D + R[rB]] ← R[rA] Example: rmmovl %edx, 20(%esi) mrmovl D(rB), rA R[rA] ← M[D + R[rB]] CPSC 121 – 2013W T1

Module 10: A Working Computer Instruction types: Other data transfer instructions rrmovl rA, rB R[rB] ← R[rA] irmovl V, rB R[rB] ← V Arithmetic instructions addl rA, rB R[rB] ← R[rB] + R[rA] subl rA, rB R[rB] ← R[rB] − R[rA] andl rA, rB R[rB] ← R[rB] ∧ R[rA] xorl rA, rB R[rB] ← R[rB]  R[rA] CPSC 121 – 2013W T1

Module 10: A Working Computer Instruction types: Unconditional jumps jmp Dest PC ← Dest Conditional jumps jle Dest PC ← Dest if last result ≤ 0 jl Dest PC ← Dest if last result < 0 je Dest PC ← Dest if last result = 0 jne Dest PC ← Dest if last result ≠ 0 jge Dest PC ← Dest if last result ≥ 0 jg Dest PC ← Dest if last result > 0 CPSC 121 – 2013W T1

Module 10: A Working Computer Instruction types: Conditional moves cmovle rA, rB R[rB] ← R[rA] if last result ≤ 0 cmovl rA, rB R[rB] ← R[rA] if last result < 0 cmove rA, rB R[rB] ← R[rA] if last result = 0 cmovne rA, rB R[rB] ← R[rA] if last result ≠ 0 cmovge rA, rB R[rB] ← R[rA] if last result ≥ 0 cmovg rA, rB R[rB] ← R[rA] if last result > 0 CPSC 121 – 2013W T1

Module 10: A Working Computer Instruction types: Procedure calls and return support call Dest R[%esp]←R[%esp]-4; M[R[%esp]]←PC; PC←Dest; ret PC←M[R[%esp]]; R[%esp]←R[%esp]+4 pushl rA R[%esp]←R[%esp]-4; M[R[%esp]]←R[rA] popl rA R[rA]←M[R[%esp]]; R[%esp]←R[%esp]+4 Others halt nop CPSC 121 – 2013W T1

Module 10: A Working Computer Instructions format 1 2 3 4 5 nop halt cmovXX rA, rB irmovl V, rB rmmovl rA, D(rB) mrmovl D(rB), rA OPI rA, rB jXX Dest call Dest ret pushl rA popl rA 1 2 fn rA rB 3 F rB V 4 rA rB D 5 rA rB D 6 fn rA rB 7 fn Dest 8 Dest 9 A rA F CPSC 121 – 2013W T1 B rA F

Module 10: A Working Computer Instructions format: Arithmetic instructions: addl → fn = 0 subl → fn = 1 andl → fn = 2 xorl → fn = 3 Conditional jumps and moves: jump → fn = 0 jle → fn = 1 jl → fn = 2 je → fn = 3 jne → fn = 4 jge → fn = 5 je → fn = 6 CPSC 121 – 2013W T1