Irradiation Tests at UC Davis on May 5, 2017 M. Matveev, W

Slides:



Advertisements
Similar presentations
Ramp January 2007 retreat Xilinx XUP and RAMP donations Paul Hartke Kees Vissers Patrick Lysaght.
Advertisements

Evaluation of an E-Recruitment Portal Graphs of Responses to “Can’t Rate”, “Ratings”, and “Images”
Jay Hauser, Emu meeting at Florida, 9 January CSC Trigger Meeting Summary Cast of many.
TMB and RAT Status Report Endcap Muon OSU June 6, 2004 Martin von der Mey University of California, Los Angeles  Previous Status (OSU, April)
VC707 Power Bus Reprogramming
Parts of the computer that you can physically touch.
Image Processing for Remote Sensing Matthew E. Nelson Joseph Coleman.
CSC Endcap Muon Port Card Status Mikhail Matveev Rice University.
Remote Firmware Down Load. Xilinx V4LX25 Altera Stratix Control Altera Stratix Control Xilinx V4FX20 EPROM XCF08 EPROM XCF08 EPROM EPC16 EPROM EPC16 EPROM.
Printed by Topical Workshop on Electronics for Particle Physics TWEPP-08, Naxos, Greece / September 2008 MEZZANINE CARDS FOR.
Saverio Minutoli INFN Genova 1 1 T1 Electronic status Electronics Cards involved: Anode Front End Card Cathode Front End Card Read-Out Control card VFAT.
Status of the CSC Track-Finder Darin Acosta University of Florida.
Uli Schäfer 1 JEM configurator progress FPGAs are RAM-based programmable logic devices Need to be loaded with a ‘configuration’ after power-up, so as to.
Zheqiao Geng 6/5/2012 Plan for Evaluating LLRF Deployment Solution at LCLS-II.
Testing results of PXL RDO board JTAG daisy chain
CSC EMU Muon Sorter (MS) Status Plans M.Matveev Rice University August 27, 2004.
CSC Endcap Muon Port Card and Muon Sorter Upgrade Status May 2013.
CSC Endcap Muon Sorter Mezzanine Board Rice University July 4, 2014.
CSC EMU/Track Finder Clock and Control Board (CCB’2004) Status Plans M.Matveev Rice University August 27, 2004.
Development of a microprocessor project with LPC2388 development board.
Upgrade of the CSC Endcap Muon Port Card Mikhail Matveev Rice University 1 November 2011.
CSC Endcap Muon Port Card and Muon Sorter Status Mikhail Matveev Rice University.
CSC ME1/1 Upgrade Status of Electronics Design Mikhail Matveev Rice University March 28, 2012.
PowerBench Programmable Power Supply Final presentation – part A March 20 th, 2009 Gregory Kaplan Dmitry Babin Supervisor: Boaz Mizrahi.
Testing of ABC  Not to scale! 100nF Edge Sensor wired to A9, A10 ? ABC nF NB graphic is not an exact match with “ABC_Pads_V5.2.pdf”
US Status of GbE Peripheral Crate Controller Ben Bylsma EMU meeting Fermilab, October 21, 2005 Section 1: Hardware Section 2: Firmware Development.
The CCB, TTC and so forth Paul Padley, Mike Matveev.
CSC Muon Sorter M. Matveev Rice University January 7, 2003.
US CMS DOE/NSF Review: June 2002, B.Paul Padley, Rice University1 CSC Muon Trigger On Detector Components B. Paul Padley Rice University June, 2002.
Upgrade of the CSC Endcap Muon Port Card with Spartan-6 FPGA Mikhail Matveev Rice University 30 April 2012.
M.Matveev Rice University March 20, 2002 EMU Muon Port Card Project.
Slides for Opto-Working Group on COTS and PIC Microcontroller D. Underwood Sept 12, 2012.
© Copyright 2010 Xilinx ML605 MultiBoot Design May 2010 © Copyright 2010 Xilinx XTP043.
Highlights from rad-hard measurements DC-DCs in different DC-DCs have been tested so far. Three of them are commercial and were released in May.
E. Hazen -- Upgrade Meetings1 AMC13 Project Development Status E. Hazen, S.X. Wu - Boston University.
E. Hazen -- Upgrade Week1 AMC13 Project Status E. Hazen - Boston University for the CMS Collaboration.
Bootloaders Many embedded processors have flash memory. This allows us to alter a product even though it is in the users hands: -fix bugs -upgrade or enhance.
Maj Jeffrey Falkinburg Room 2E46E
OTMB Development and Upgrade Plan for LS2
A. Aloisio, R. Giordano Univ. of Naples ‘Federico II’
European Robotic LABoratory
AMC13 Project Status E. Hazen - Boston University
CSC Hardware Upgrade Status
Bootloaders Many embedded processors have flash memory. This allows us to alter a product even though it is in the users hands: -fix bugs -upgrade or.
Test Boards Design for LTDB
BIOS & CMOS.
AMC13 T1 Rev 2 Preliminary Design Review E. Hazen Boston University
Jitter requirements for FPGA reference clocks on the NSW Rim
ZCU102 (Xilinx Zynq Ultrascale+
Implementing VHDL Modules onto Atlys Demo Board
Update on CSC Endcap Muon Port Card
CSC EMU Muon Port Card (MPC)
University of California Los Angeles
Upgrade of the CSC Endcap Muon Port Card and Optical Links to CSCTF
CCB to OH Tests at Rice M.Matveev Rice University May 12, 2016.
Is it no problem to use like that?
University of California Los Angeles
Dial 1(844) How to Fix the HP Printer Error Code 20 ?
Irradiation Test of the Spartan-6 Muon Port Card Mezzanine
ADC32RF45 with KCU105 Internal Clock GHz.
USB Project (22nd July) Ian Coulter.
ALCT, TMB Status, Peripheral Crate Layout, CSC Event Display
TMB, RAT, and ALCT Status Report
AC701 Power Bus Reprogramming
CSC Trigger Meeting Summary
University of California Los Angeles
Changing Ethernet config using IP changer FW upgrade
CSC Muon Sorter Status Tests Plans M.Matveev August 21, 2003.
We are working on developing “cheap” RTD monitoring channels for the CMS Phase-2 requirements. The channels will provide the complete readout for 4-wire.
Presentation transcript:

Irradiation Tests at UC Davis on May 5, 2017 M. Matveev, W Irradiation Tests at UC Davis on May 5, 2017 M.Matveev, W.Shi Rice University

Hardware and Plan Devices under test: - Two Xilinx XCF32P mounted on the MPC mezzanine card - One Cypress S25FL128S SPI Flash attached to Nexys4 evaluation board - Plan only TID test on these devices up to 30kRad (or less, if failed), no SEU studies Boards and crate: - Both MPC mezzanine and Nexys4 are sitting on the MPC baseboard - Portable 9U custom crate Cabling: 20 m USB cable from the crate to a laptop in the control room. Plan: Read/Write/Verify all devices from Xilinx Impact software.

Custom 9U Crate

Test at UC Davis

Test Results and Verification at Rice Results at UCD, May 5th - 1st Xilinx XCF32P was OK after 20 kRad, but failed after 25 kRad (unable to reprogram and read back) - 2nd Xilinx XCF32P survived 30 kRad (the test stopped at this point) - Cypress S25FL128S SPI Flash failed after 5 kRad (unable to reprogram) Verification at Rice, May 12 - Upon power cycling both FPGA were loaded successfully (that means the 1st Xilinx XFC32P and the Cypress SPI had an intact configuration at the end of the irradiation test at UCD) - 1st Xilinx XCF32P is OK (can program/read/verify, tried 3 times) - 2nd Xilinx XCF32P is OK (can program/read/verify, tried 3 times) - Cypress S25FL128S can be erased, but can’t be programmed