n-XYTER Hybrid Developments

Slides:



Advertisements
Similar presentations
Detector module development for the CBM Silicon Tracking System Anton Lymanets for the CBM collaboration Universität Tübingen, Kiev Institute for Nuclear.
Advertisements

Workshop on Silicon Detector Systems, April at GSI Darmstadt 1 STAR silicon tracking detectors SVT and SSD.
N-XYTER Hybrid Developments Christian J. Schmidt et al., GSI Darmstadt JINR, Dubna, Oct. 15 th 2008.
General needs at CERN for special PCB’s Philippe Farthouat CERN.
1 Module and stave interconnect Rev. sept. 29/08.
Module Production for The ATLAS Silicon Tracker (SCT) The SCT requirements: Hermetic lightweight tracker. 4 space-points detection up to pseudo rapidity.
The LHCb Inner Tracker LHCb: is a single-arm forward spectrometer dedicated to B-physics acceptance: (250)mrad: The Outer Tracker: covers the large.
VELO upgrade electronics – HYBRIDS Tony Smith University of Liverpool.
1 Conceptual design adopts state-of-the-art silicon sensor techniques (compare ATLAS/CMS/ALICE inner tracker layers, BaBar tracking of B mesons). Design.
J.M. Heuser — CBM Silicon Tracker 1 Johann M. Heuser, GSI Darmstadt CBM Collaboration Meeting JINR Dubna, 15 October 2008 CBMCBM Review of the first in-beam.
"Indian Participation in FAIR: Science and Technology"
Status n-XYTER and CBM-XYTER Christian J. Schmidt et al., GSI Darmstadt GSI, Darmstadt, Feb. 29 th 2008.
Status of the n-XYTER and CBM-XYTER development line Christian J. Schmidt et al., GSI Darmstadt JINR, Dubna, Oct. 15 th 2008.
GSI Detector Laboratory Environment, Technologies, Engagements and Research Christian J. Schmidt Workshop on Silicon Detector Systems for the CBM experiment.
GEM detector development at VECC Anand Dubey. 2-GEM detector tested with source symmetric mode of biasing scheme, (i.e. same voltage across both the GEMS)
3 rd Work Meeting of CBS-MPD STS, Karelia, 2009 Towards CBM STS Volker Kleipa, GSI Darmstadt.
— Test board for CBM01B2 baby detectors — Anton Lymanets & Johann Heuser CBM collaboration meeting GSI, 27 February 2008 Microstrip detector testing at.
Detector R&D for Muon Chamber Anand K. Dubey For VECC group.
PXL Cable Options LG 1HFT Hardware Meeting 02/11/2010.
Module Development Plan I believe that we are ready to proceed to a program to demonstrate a PS module based on “2.5 D” interconnections. This is based.
Summary of the FEE Session Christian J. Schmidt JINR, Dubna, Oct. 17 th 2008.
1 J.M. Heuser – CBM Silicon Tracking System Roadmap for the development of STS module demonstrators Concept Common interfaces/dimensions Some technical.
Status & Plans The CBM-MPD STS Consortium for CBM and NICA-MPD Projects Yuri Murin, JINR, Dubna JINR-SINP-KRI-SPbSU-SESRITIIE-BITP-IHEP- GSI 13-th CBM,
2 Silicon pixel part Done and to be written Written! Under way To be done Introduction 1.Hybrid Pixel Assembly Concept 2.Silicon sensor 1.First thinned.
News on microstrip detector R&D —Quality assurance tests— Anton Lymanets, Johann Heuser 12 th CBM collaboration meeting Dubna, October
The Mechanical Structure for the SVD Upgrade
CBM Silicon Tracking System. Microstrip Detector Module Assembly and Test V.M. Pugatch Kiev Institute for Nuclear Research GSI (CBM experiment), Darmstadt.
N- XYTER Front-End Boards Christian J. Schmidt, GSI Darmstadt CBM STS Workshop, Karelia, June 1 – 4, 2009.
Takeshi Matsuda LC TPC Collaboration March 5, 2008 TPC Endcap Materials.
Proposal for the assembly of the PHOBOS ring counters (H.P. 3/20/98) I would like to propose and discuss with you an alternative layout and assembly procedure.
Vessel dimensions GTK assembly carrier Electrical connections Cooling pipes integration Vessel alignment with the beam Next steps Conclusion 3/10/20102.
Johann M. Heuser – The CBM Experiment at FAIR 1 STS and magnet engineering.
Readout Architecture for MuCh Introduction of MuCh Layout of Much ( proposed several schemes) Read ASIC’s Key features Basic Readout chain ROC Block Diagram.
CBM Collaboration Meeting. GSI, Darmstadt CBM Silicon Tracking System. CBM-01 sensors characterization. V.M. Pugatch Kiev Institute for Nuclear.
WG3 – STRIP R&D ITS - COMSATS P. Riedler, G. Contin, A. Rivetti – WG3 conveners.
N- XYTER Front-End Boards Christian J. Schmidt, GSI Darmstadt 13. CBM Collaboration Meeting, GSI, Darmstadt, March 10 – 13, 2009.
Status & Plans The CBM-MPD STS Consortium for CBM and NICA-MPD Projects Yuri Murin, JINR, Dubna JINR-SINP-KRI-SPbSU-SESRITIIE-BITP-IHEP- GSI
LCTPC “Advanced Endplate” (Discussion) LC TPC Meeting at ALCGP07 T. Matsuda.
Vessel dimensions GTK assembly carrier Electrical connections Cooling pipes integration Vessel alignment with the beam Next steps Conclusion 3/23/20102electro-mechanical.
Integration of the MVD Demonstrator S. Amar-Youcef, A. Büdenbender, M. Deveaux, D. Doering, J. Heuser, I. Fröhlich, J. Michel, C. Müntz, C. Schrader, S.
Status report on the development of a TPC readout system based on the SALTRO-16 chip and some thoughts about the next step Leif Jönsson AIDA Meeting Vienna.
A New Inner-Layer Silicon Micro- Strip Detector for D0 Alice Bean for the D0 Collaboration University of Kansas CIPANP Puerto Rico.
Status report Pillar-1: Technology. The “Helmholtz-Cube” Vertically Integrated Detector Technology Replace standard sensor with: 3D and edgeless sensors,
PACKAGE FABRICATION TECHNOLOGY Submitted By: Prashant singh.
The Silicon Tracking System of the CBM experiment FAIR 2014, Worms, October 2014 requirements and detector concept system performance prototype.
MICRO-STRIP METAL DETECTOR FOR BEAM DIAGNOSTICS PRINCIPLE OF OPERATION Passing through metal strips a beam of charged particles or synchrotron radiation.
1 J.M. Heuser − STS R&D Johann M. Heuser, GSI CBM-STS Project Leader Meeting on Experiment with external HI beams of the Nuclotron-M JINR, 4 February 2011.
The STS-module-assembly:
Si Sensors for Additional Tracker
The Status of the CBM Experiment
SVD Electronics Constraints
Progress with System Integration of the CBM Silicon Tracking Detector
The workflow of module assembly for the CBM Silicon Tracking System
Test Beam Request for the Semi-Digital Hadronic Calorimeter
Technical Design for the Mu3e Detector
Hybrid Pixel R&D and Interconnect Technologies
SUMMARY OF THE ORSAY LD-TPC ELECTRONICS MEETING
Vertex Detector Mechanical R&D Design Questions and Issues
TK Upgrade report.
V.M. Pugatch Kiev Institute for Nuclear Research
SIT AND FTD DESIGN FOR ILD
Work packages status in Torino and perspectives
Design and fabrication of Endcap prototype sensors (petalet)
Status of n-XYTER read-out chain at GSI
Pradeep Ghosh for the CBM Collaboration Goethe-Universität, Frankfurt
Setup for testing LHCb Inner Tracker Modules
SALTRO16 activities in Lund
Status of MUCH Electronics
Perugia SuperB Workshop June 16-19, 2009
Updates on the Silicon Tracker 2S Module
Presentation transcript:

n-XYTER Hybrid Developments Christian J. Schmidt et al., GSI Darmstadt JINR, Dubna, Oct. 15th 2008

n-XYTER, current workhorse chip for prototyping workhorse readout chip for detector prototyping architectural example front-end for DAQ development (self triggered, data driven) sample ASIC for technological front-end electronics hybrid developments bonding technology, circuit board technology thermal management, active cooling concepts power management (integraly high currents, low voltage, high B-fields, high rad. environment) very dense mechanical boundary conditions

"Simple" FEB for the n-XYTER Starter Kit A simple hybrid PCB with signal fan-in, ADC and interconnect to SysCore DAQ chain Allow development of the DAQ chain Allow the readout of various detector prototypes Allow to explore the challenges of hybrid development The September beam time has shown the whole signal chain operative! Silicon Strip / GEM Gas Detectors --- n-XYTER --- SysCore DAQ System

n-XYTER FEB: At the limits of PCB-technology Interference point of many technologies, each imposing limiting boundary conditions: Chip-In-Board solution avoids space eating vias allows pitch adaptation: 50,7 µm on chip to PCB side 101,4 µm on two levels

n-XYTER FEB: At the limits of PCB-technology 100 µm pitch on PCB is at the limit of PCB technology! landing area for bonds comes out much smaller than 50 µm high yield wire bonding technology finds limits at ~65 µm landing space Chip-In-Board technologically impeeds use of cooling vias Unplugged vias spoil bonding structures Plugged vias spoil bonding surface quality Current Solution: Macroscopic metal inlay underneath the chip realized after PCB manufacturing will give thermal link to cooling infrastructure FEB-Rev B FEB-Rev C  Realize 125 µm pitch on PCB at the expense of more complicated fan-out bonding with Chip-In-Board, two layer bonding and metal in-lay cooling contact  FEB-Rev D

It is all a question of yield! Wire Bonding Technology: Maximum bond length ~ 4 mm Staggered fan-out complicates bonding Bonding machine determines specs on dimensions of landing space PCB-Technology 50µ / 50µ shatteres yield close contact to manufacturer special solutions (Chip in Board) metal inlay solution Home made issues: -- Cooling strategy: Wire bonds demand cooling from below Flip-Chip bump bonds may allow cooling from either side -- Limitations on Orcad layout tool -- On Chip bond-pad layout

n-XYTER FEB Prototype - GEM-TPC for PANDA Application foreign to CBM, but high density gas detector read-out, just like CBM-MUCH First large scale application of n-XYTER: 92 chips on 46 boards. Beam time for the TPC at FoPi: End of 2009 Dimensions: 265 x 103 mm 8 layers Board status: in production Slide by Rafal Lalik

n-XYTER Quattro Integrated double sided Silicon Baby Sensor Readout 4 n-XYTERs on one PCB 100 x 100 mm2 8 layers SysCore read-out complicated mechanical milling scheme Status: In production at ILFA ! Slide by Rafal Lalik

STS specific hybrid developments Hybrid for STS Ladder Modules Combined challenges with high density chip assembly needs sensitive microcable detector interconnect integrated cooling integrated powering scheeme in high magnetic fields and rad. env. Temptatively, a completly different technology comes into play: Silicon based circuit board flip chip assembly of XYTERs high efficiency cooling contacts and hybrid stackability tap bonding for micro-cables (V. Pugatch, Kiev) separated potential domain for upper and lower side det. readout

Two development lines to be discussed: STS module based on n-XYTER and PCB technology primarily to show micro cable performance 4 to 8 chip hybrid, preferably dual side readout STS module based on n-XYTER and compact flip-chip technology, Silicon circuit board serves as efficient cooling contact (cooling from both sides) pitch adapter to the micro cables Precise project definition and distribution of workpackages still to be done, GSI Detectorlab signed up for hybrid development (we will have a new electronics engineer starting in December) so we should now start this discussion