Lecture 11 Topics Additional Design Techniques Distributed Connections

Slides:



Advertisements
Similar presentations
Overview Part 1 – Gate Circuits and Boolean Equations
Advertisements

Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. Terms of Use (Hyperlinks are active in View Show mode) Terms of Use Chapter 2 – Combinational.
Overview Part 1 – Gate Circuits and Boolean Equations
Other Gate Types COE 202 Digital Logic Design Dr. Aiman El-Maleh
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 2 – Combinational Logic Circuits Part 3.
Combinational Circuits
ECE 3110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices XOR, Parity Circuits, Comparators.
Overview Part 3 – Additional Gates and Circuits 2-8 Other Gate Types
Combinational Logic and Verilog. XORs and XNORs XOR.
EET 1131 Unit 6 Exclusive-OR and Exclusive-NOR Gates  Read Kleitz, Chapter 6.  Do Unit 6 e-Lesson.  Homework #6 and Lab #6 due next week.  Quiz next.
CHAPTER 2 Digital Combinational Logic/Arithmetic Circuits.
Parity. 2 Datasheets TTL:  CMOS: 
Charles Kime & Thomas Kaminski © 2008 Pearson Education, Inc. (Hyperlinks are active in View Show mode) Chapter 2 – Combinational Logic Circuits Part 3.
5.8 Exclusive-OR Gates and Parity Circuits ReturnNext Exclusive-OR(XOR) Gates Exclusive-NOR(XNOR) Gates x ⊕ y=x · y+x · y x ⊙ y=x · y+x · y
EE365 Adv. Digital Circuit Design Clarkson University Lecture #8 Buffers, Drivers, Encoders, MUXs & XORs.
Multiplexers DeMultiplexers XOR gates
Lab 04 :Serial Data Control Systems : Slide 2 Slide 3 Slide 4 NOR Gate: NAND Gate: NOR / NAND Alternate Symbols: Slide 5 XOR and XNOR Gate: Serial Data.
Based on slides by: Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. ECE/CS 352: Digital System Fundamentals Lecture 10 – Other Gate Types.
Additional Gates BIL- 223 Logic Circuit Design Ege University Department of Computer Engineering.
Charles Kime & Thomas Kaminski © 2004 Pearson Education, Inc. Terms of Use (Hyperlinks are active in View Show mode) Terms of Use Chapter 2 – Combinational.
LOGIC GATES Logic generally has only 2 states, ON or OFF, represented by 1 or 0. Logic gates react to inputs in certain ways. Symbol for AND gate INPUT.
Encoders Three-state Outputs Multiplexers XOR gates.
Chap 9 supplement MUX/DMUX C H 1 Lecture 9B MUX/DMUX Tree One application example of MUX/DMUX –One data line + 3 selection line (GND not shown) –Time-multiplexed.
XOR and XNOR Logic Gates. XOR Function Output Y is TRUE if input A OR input B are TRUE Exclusively, else it is FALSE. Logic Symbol  Description  Truth.
Documentation Standards Circuit specification. –Description of what the system is supposed to do, including a description of all inputs and outputs and.
1 KU College of Engineering Elec 204: Digital Systems Design Lecture 7 Transformations Factoring - finding a factored form from SOP or POS expression Decomposition.
CS 151: Introduction to Digital Design Chapter 2-9 Exclusive-OR Gates.
Multiplexers XOR gates. Multiplexers A multiplexer is a digital switch - it connects data from one of n sources to its output. An n-input and b-bit multiplexer.
Kuliah Rangkaian Digital Kuliah 6: Blok Pembangun Logika Kombinasional Teknik Komputer Universitas Gunadarma.
1 EE121 John Wakerly Lecture #6 Three-state Outputs Encoders Multiplexers XOR gates.
1 Building Larger Circuits Today: Combinational Building BlocksFirst Hour: Combinational Building Blocks –Section 4.1 of Katz’s Textbook –In-class Activity.
1 CS 151: Introduction to Digital Design Chapter 2-10 High Impedance Outputs.
1 COMP541 Combinational Logic - 3 Montek Singh Jan 23, 2012.
WEEK #11 FUNCTIONS OF COMBINATIONAL LOGIC (PART 4)
ECE 171 Digital Circuits Chapter 10 MUX Herbert G. Mayer, PSU Status 11/23/2015 Copied with Permission from prof. Mark PSU ECE.
Combinational Logic: Other Gate Types
ECE 2110: Introduction to Digital Systems Chapter 6 Combinational Logic Design Practices XOR and parity check Circuits.
Combinational Logic Design
1 Digital Systems Design Lecture 7 Transformations Factoring - finding a factored form from SOP or POS expression Decomposition - expression of a function.
Lecture 9 Topics Glitches and Hazards Types of Functions and Delays
Overview Part 2 – Combinational Logic Functions and functional blocks
Lecture 10 Topics Programmable Logic Devices (PLDs)
Overview Part 1 – Logic Circuits and Boolean Functions
Multiplexers (Data Selectors)
… General Decoder for a Linear Block Code … …
Lecture 6 Topics Combinational Logic Circuits
2-6 Exclusive-OR Operator and Gates
Overview Part 1 – Gate Circuits and Boolean Equations
PROPAGATION DELAY.
Exclusive OR Gate.
EET 1131 Unit 6 Exclusive-OR and Exclusive-NOR Gates
Computer Organization and Design Transistors & Logic - II
Combinational Logic Circuits
Lecture 12 Modular Design Topics Adder and Subtractor Design
Digital Fundamentals Floyd Chapter 6 Tenth Edition
FUNCTION OF COMBINATIONAL LOGIC CIRCUIT
Magnitude Comparator A magnitude comparator is a combinational circuit that compares two numbers, A and B, and then determines their relative magnitudes.
Buffers Buffer: Doesn’t change the input. Only amplifies. EN in out.
Bushnell: Digital Systems Design Lecture 4
EET107/3 DIGITAL ELECTRONICS 1
SCO I: Algebra Logică 2 Combinational Logic Circuits
King Fahd University of Petroleum and Minerals
EET 1131 Unit 6 Exclusive-OR and Exclusive-NOR Gates
Overview Part 3 – Additional Gates and Circuits
13 Digital Logic Circuits.
Overview Part 3 – Additional Gates and Circuits 2-8 Other Gate Types
Implementing a generic logic function in CMOS
XOR Function Logic Symbol  Description  Truth Table 
Arithmetic Circuits.
Presentation transcript:

Lecture 11 Topics Additional Design Techniques Distributed Connections Open Collector, Open Drain Dot AND Three State Outputs More on MUXs and Decoders/DMUXs More on XOR and XNOR

Distributed Connections

TTL Open Collector Outputs

CMOS Open Drain Outputs

Wired AND (Dot AND)

Wired AND Examples

A Design Example with dot-AND connection Bubbles on both inputs and outputs

A Design Example (cont)

Using Open Drain Gate to Drive LEDs Connect to open drain output

Three-State Outputs

Three-State Outputs and the Disconnect State Use the “Z” character to denote this disconnect state TTL CMOS Floating Output High Impedance Tri-State® (National Semiconductor) Use the “Z” character to denote this disconnect state

Tri-State® Buffers OE F 0 Z 1 A 74LS126A Bus Buffer OE F 0 B 1 Z

Data Bus Sharing

Bus Buffers Show data sheets for LS126A and LS244

MUXs and Decoders/DMUXs MUXing a common technique for cost reduction in communications. MUX the data to fewer “channels” for transmission and then DMUX at the receiving end. (e.g. not practical to have a dedicated line for each “channel”). Adopt a modular technique instead of gate-level and K-maps!

More About MUXs and Decoders/DMUXs

Off-the-shelf MUXs MUXing a common technique for cost reduction in communications. MUX the data to fewer “channels” for transmission and then DMUX at the receiving end. (e.g. not practical to have a dedicated line for each “channel”). Adopt a modular technique instead of gate-level and K-maps!

MUX Trees A 4-to-1 MUX using 2-to-1 MUXs Determine number of select inputs needed 2n = 4, n = 2 List inputs and output in truth table order A B F Annotate with the bit weights 2 1 A B F Reverse the order 2 1 A B F 1 2 Circled numbers indicate number of 2-to-1 muxs

Generalizing MUX trees A 16-to-1 MUX using 8-to-1 MUXs Determine number of select inputs needed 2n = 16, n = 4 List inputs and output in truth table order A B C D F Annotate with the bit weights 8 4 2 1 A B C D F Reverse the order 8 4 2 1 A B C D F 1 2 4 8 Circled numbers indicate number of 2-to-1 muxs and 8-to-1 muxs

Generalizing… A 64-to-1 MUX using 4-to-1 MUXs Determine number of select inputs needed 2n = 64, n = 6 List inputs and output in truth table order U V W X Y Z F Annotate with the bit weights 3216 8 4 2 1 U V W X Y Z F Reverse the order 3216 8 4 2 1 U V W X Y Z F 1 2 4 8 1632 Circled numbers indicate number of 4-to-1 muxs

DMUXs

Larger DMUXs 2-to-4 3-to-8 4-to-16 Off-the-shelf devices use active L EN Outputs also active L 3-to-8 DMUX == “1 of 8 DMUX” 1-to-2 DMUX unavailable logic gates use 2-to-4 dmux

DMUX Trees A 1-to-4 DMUX using 1-to-2 DMUXs Determine number of address inputs needed 2n = 4, n = 2 List inputs and output in truth table order A B D0 D1 D2 D3 Annotate with the bit weights 2 1 A B D0 D1 D2 D3 Reverse the order 2 1 A B D0 D1 D2 D3 1 2 Circled numbers indicate number of 1-to-2 dmuxs

DMUX Trees A 4-to16 DMUX Determine number of address inputs 24 = 16, n = 4 List I/Os in truth table order A B C D D0 … D15 Annotate with the bit weights 8 4 2 1 A B C D D0 … D15 Reverse the order 8 4 2 1 A B C D D0 … D15 1 2 4 8 Circled numbers indicate number of 3-to-8 and 1-to-2 dmuxs respectively

XOR and XNOR

More on XOR and XNOR Distinctive K-Map patterns indicative of XOR and XNOR

More on XOR and XNOR Equivalent XOR Symbols Even number of bubbles rule Equivalent XNOR Symbols Odd number of bubbles rule

The Odd Function XOR XOR

The Even Functions XNOR XNOR

Parity A single bit error detection scheme Even parity: generate and transmit odd function – checker will use odd function to detect parity error Odd parity: generate and transmit even function – checker will use even function to detect parity error 74LS280 example! Hamming codes

Parity Even parity: generate and transmit odd function – checker will A single bit error detection scheme 1 1 1 74LS280 example! Hamming codes Even parity: generate and transmit odd function – checker will use odd function to detect parity error

Comparators The actual comparator also does < and >. See also example from earlier in the book! LS686

Comparators The actual comparator also does < and >. The actual comparator also does < and >. See also example from earlier in the book! LS686 Non-expandable 4-bit comparator requires external logic to construct an 8-bit comparator

Comparators The actual comparator also does < and >. See also example from earlier in the book! LS686 Expandable 4-bit comparator doesn’t require external logic to construct an 8-bit comparator – can accept inputs from other “stage”

Prof. Mark G. Faust John Wakerly Sources Prof. Mark G. Faust John Wakerly